SPEC Seal of Reviewal CINT2000 Result
Copyright © 1999-2005 Standard Performance Evaluation Corporation
Hewlett-Packard Company
ProLiant DL380 G5 (1.86 GHz, Intel Xeon processor 5120)
SPECint2000 = 1970     
SPECint_base2000 = 1963     
SPEC license # 3 Tested by: Hewlett-Packard Company Test date: Jul-2006 Hardware Avail: Jun-2006 Software Avail: May-2006
Benchmark Reference
Time
Base
Runtime
Base
Ratio
Runtime Ratio Graph Scale
164.gzip 1400 121    1159      121    1158      164.gzip base result bar (1159)
164.gzip peak result bar (1158)
175.vpr 1400 98.3  1425      94.6  1480      175.vpr base result bar (1425)
175.vpr peak result bar (1480)
176.gcc 1100 48.9  2249      48.9  2249      176.gcc base result bar (2249)
176.gcc peak result bar (2249)
181.mcf 1800 58.8  3061      58.8  3061      181.mcf base result bar (3061)
181.mcf peak result bar (3061)
186.crafty 1000 58.4  1713      58.4  1712      186.crafty base result bar (1713)
186.crafty peak result bar (1712)
197.parser 1800 116    1554      115    1560      197.parser base result bar (1554)
197.parser peak result bar (1560)
252.eon 1300 53.3  2440      53.4  2433      252.eon base result bar (2440)
252.eon peak result bar (2433)
253.perlbmk 1800 79.6  2261      79.3  2271      253.perlbmk base result bar (2261)
253.perlbmk peak result bar (2271)
254.gap 1100 57.5  1914      57.5  1914      254.gap base result bar (1914)
254.gap peak result bar (1914)
255.vortex 1900 57.6  3296      57.6  3299      255.vortex base result bar (3296)
255.vortex peak result bar (3299)
256.bzip2 1500 103    1454      103    1454      256.bzip2 base result bar (1454)
256.bzip2 peak result bar (1454)
300.twolf 3000 141    2135      141    2134      300.twolf base result bar (2135)
300.twolf peak result bar (2134)
SPECint_base2000 1963       
  SPECint2000 1970       

Hardware
Hardware Vendor: Hewlett-Packard Company
Model Name: ProLiant DL380 G5 (1.86 GHz, Intel Xeon processor 5120)
CPU: Intel Xeon processor 5120 (1.86 GHz, 4 MB L2 shared, 1066 MHz bus)
CPU MHz: 1860
FPU: Integrated
CPU(s) enabled: 2 cores, 1 chip, 2 cores/chip
CPU(s) orderable: 1,2 chips
Parallel: No
Primary Cache: 32KB I + 32 KB D on chip per core
Secondary Cache: 4 MB I+D on chip per chip
L3 Cache: N/A
Other Cache: N/A
Memory: 16 GB (8x2048 MB PC2-5300F)
Disk Subsystem: 1x36 GB 10 K SAS
Other Hardware:
Software
Operating System: Windows Server 2003 Enterprise SP1
Compiler: Intel C++ Compiler for 32-bit applications,
(Version 9.1 Build 20060323Z)
Microsoft Visual Studio .NET 7.0.9466 (for libraries)
MicroQuill Smartheap Library 7.0
File System: NTFS
System State: Default
Notes / Tuning Information
 +FDO: PASS1=-Qprof_gen  PASS2=-Qprof_use

 Base tuning for C programs:   -fast         +FDO  ONESTEP=yes shlw32M.lib
 Base tuning for C++ programs: -fast -Qcxx_features +FDO  ONESTEP=yes
 Portability flags:
   176.gcc: -Dalloca=_alloca /F10000000 
   186.crafty: -DNT_i386
   253.perlbmk: -DSPEC_CPU2000_NTOS -DPERLDLL /MT
   254.gap: -DSYS_HAS_CALLOC_PROTO -DSYS_HAS_MALLOC_PROTO
 Peak tuning:
   164.gzip:     -fast               +FDO  ONESTEP=yes 
   175.vpr:      -fast               +FDO  ONESTEP=yes
   176.gcc:      basepeak=1
   181.mcf:      -fast               +FDO  ONESTEP=yes shlw32M.lib
   186.crafty:   -fast -Oa           +FDO  ONESTEP=yes shlw32M.lib 
   197.parser:   -fast               +FDO  ONESTEP=yes
   252.eon:      -fast               +FDO
   253.perlbmk:  -fast -Oa           +FDO  ONESTEP=yes shlw32M.lib
   254.gap:      -fast               +FDO  ONESTEP=yes
   255.vortex:   -fast               +FDO  ONESTEP=yes shlw32M.lib
   256.bzip2:    basepeak=1
   300.twolf:    -fast               +FDO              shlw32M.lib
 BIOS Configuration Notes
   Power Regulator set to Static High Performance Mode


For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org
Copyright © 1999-2005 Standard Performance Evaluation Corporation

First published at SPEC.org on 08-Aug-2006

Generated on Tue Aug 8 15:33:36 2006 by SPEC CPU2000 HTML formatter v1.01