<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE flagsdescription SYSTEM "http://www.spec.org/dtd/cpuflags1.dtd">
<!--

   ***********************************************
   * Hey! Did you know that there is an order    *
   * to this file?  Please __maintain__ the      *
   * order when editing, for all our sanity :-)  * 
   *                                             *
   *    Preface for flags dump                   *
   *    Platform info                            *
   *       Boot-time, Bios settings              *
   *       /etc/system Settings                  *
   *       Environment/shell Variables           *
   *       The Submit Command                    *
   *    Compilers                                *
   *    Compiler Component Splitters             *
   *    Other Splitters                          *
   *    Flags                                    *
   *      "Mostly" alphabetical - please see     *
   *        note at top of section!              * 
   *                                             *
   * Sections are marked by '%%' (you can        *
   * search for it)                              *.
   ***********************************************

This file is jut for bios stuff for x86 Oracle system, no flags,
those are in another file.


-->
<!-- ... You'll want a nice wide window when reading or editing this .................................................... -->
<!-- This is a descendant of the flags file that was originally intended as *both* an example: $SPEC/Docs/flags-advanced.xml
and as the flags file for Sun's first CPU2006 submission.  In order to serve as an example, there are more details in some of
the comments than might otherwise be strictly necessary, and there are definitely more flags than are actually going to be
used in the first submission.  -->
<flagsdescription>

<filename>Oracle-platform-x86_64</filename>

<title>Oracle Corporation SPEC CPU Flags: Oracle-platform-x86_64</title>

<!-- 
  *********************************************************************************************************************
  %% Preface for flags dump (not used in per-result reports)
  ********************************************************************************************************************* 
-->
<header>
<![CDATA[
<p>Compilers: n/a</p>
<p>Operating systems: Linux</p>
<p>Last updated: 13-Sep-2010 blw</p>


<p>This document has a description of 
<a href="#platf">Platform Settings</a></p>
]]>
</header>

<!-- 
  *********************************************************************************************************************
  %% Platform info, such as boot time settings
  ********************************************************************************************************************* 
-->

<platform_settings>
<![CDATA[

<h2 id="platf">Platform settings</h2>

<p>One or more of the following settings may have been applied to the testbed.  If so, the "Platform Notes" section of the
report will say so; and you can read below to find out more about what these settings mean.</p>

<ul>
<li><a href="#boottime">Boot time, BIOS settings</a></li>
</ul>


<!--  %% ................................. Boot-time, BIOS  ............................ -->

<h3 id="boottime" style="border-top:thin gray solid">Boot time, BIOS settings</h3>

<p><b><kbd>Intel VT-d: Disabled </kbd></b> 
<br />VT-d, if enabled, supports remapping of I/O DMA transfers for virtualization.</p>

<p><b><kbd>Hardware Prefetch</kbd></b> 
<br /> This BIOS option allows the enabling/disabling of a processor mechanism to prefetch data into the cache according to a pattern-recognition algorithm. </p>

<p><b><kbd>Adjacent Cache Line Prefetch</kbd></b> 
<br />This BIOS option allows the enabling/disabling of a processor mechanism to fetch the adjacent cache line within an 128-byte sector that contains the data needed due to a cache line miss.  </p>

<p><b><kbd>C-State : Disabled </kbd></b> 
<br />Enable/Disable CPUs to enter C-State (lower power CPU state) while the system is idle. This helps to lower power consumption when enabled.</p>

<p><b><kbd>Data Reuse Optimization : Disabled </kbd></b> 
<br /> Enabling this BIOS option reduces the frequency of L3 cache updates from L1.<br />
<br />
This may improve performance by reducing the internal bandwidth consumed by constantly updating L1 cache lines in L3.<br />
<br />
Since this results in more fetches to main memory, setting this option to Disabled may improve performance in some cases. Users should only disable this option after performing application benchmarking to verify improved performance in their environment. </p>


]]>
</platform_settings>


</flagsdescription>

