SPEC® CINT2006 Result

Hewlett-Packard Company
ProLiant ML350 G5
(3.33 GHz, Intel Xeon X5260)

SPECint\_rate2006 = NC
SPECint_rate_base2006 = NC

CPU2006 license: 3
Test sponsor: Hewlett-Packard Company
Tested by: Hewlett-Packard Company

Test date: Feb-2008
Hardware Availability: Jan-2008
Software Availability: Nov-2007

SPEC has determined that this result was not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter reported that the result would not meet the 3 month availability requirement in the SPEC CPU2006 run rules due to a change in the availability date of the system.

|--------|---------------|-----------|--------|--------|---------|---------|---------|-------------|------------|------------|--------|--------------|

**Hardware**

- CPU Name: Intel Xeon X5260
- CPU Characteristics: 3.33 GHz, 6 MB L2 shared, 1333 MHz system bus
- CPU MHz: 3333
- FPU: Integrated
- CPU(s) enabled: 2 cores, 1 chip, 2 cores/chip
- CPU(s) orderable: 1,2 chips
- Primary Cache: 32 KB I + 32 KB D on chip per core

**Software**

- Operating System: SUSE Linux Enterprise Server 10 (x86_64) SP1, Kernel 2.6.16.46-0.12-smp
- Compiler: Intel C++ Compiler 10.1 for Linux Build 20070913 Package ID: l_cc_p_10.1.008
- Auto Parallel: Yes
- File System: ext2
- System State: Run level 3 (multi-user)
- Base Pointers: 32-bit

Continued on next page
SPEC has determined that this result was not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter reported that the result would not meet the 3 month availability requirement in the SPEC CPU2006 run rules due to a change in the availability date of the system.

Operating System Notes

'ulimit -s unlimited' was used to set the stacksize to unlimited prior to run
OMP_NUM_THREADS set to number of cores
KMP_AFFINITY set to physical,0
KMP_STACKSIZE set to 64M

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.
SPEC has determined that this result was not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter reported that the result would not meet the 3 month availability requirement in the SPEC CPU2006 run rules due to a change in the availability date of the system.

Platform Notes

BIOS configuration:
- Power Regulator set to Static High Performance Mode
- Adjacent Sector Prefetch Disabled

Base Compiler Invocation

C benchmarks:
- icc

C++ benchmarks:
- icpc

Base Portability Flags

- 400.perlbench: -DSPEC_CPU_LINUX_IA32
- 462.libquantum: -DSPEC_CPU_LINUX
- 483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
- -fast -inline-calloc -opt-malloc-options=3

C++ benchmarks:
- -xT -ipo -O3 -no-prec-div -Wl,-z,muldefs -L/cpu2006/SmartHeap_8.1/lib -lsmartheap

Base Other Flags

C benchmarks:

Continued on next page
SPEC has determined that this result was not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter reported that the result would not meet the 3 month availability requirement in the SPEC CPU2006 run rules due to a change in the availability date of the system.

Base Other Flags (Continued)

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc

401.bzip2: /opt/intel/cc/10.1.008/bin/icc
   -L/opt/intel/cc/10.1.008/lib
   -I/opt/intel/cc/10.1.008/include

456.hmmer: /opt/intel/cc/10.1.008/bin/icc
   -L/opt/intel/cc/10.1.008/lib
   -I/opt/intel/cc/10.1.008/include

C++ benchmarks:

icpc

Peak Portability Flags

400.perlbmk: -DSPEC_CPU_LINUX_IA32
   -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

Continued on next page
SPEC has determined that this result was not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter reported that the result would not meet the 3 month availability requirement in the SPEC CPU2006 run rules due to a change in the availability date of the system.

Peak Optimization Flags (Continued)

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -fast -ansi-alias -prefetch

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -fast -prefetch

403.gcc: -fast -inline-calloc -opt-malloc-options=3

429.mcf: -fast -prefetch

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xT -O2 -ipo -no-prec-div -ansi-alias

456.hmmer: -fast -unroll2 -ansi-alias -opt-multi-version-aggressive

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -fast -unroll4

462.libquantum: -fast -unroll4 -Ob0 -prefetch -opt-streaming-stores always -vec-guard-write -opt-malloc-options=3 -parallel -par-runtime-control

464.h264ref: -prof-gen(pass 1) -prof-use(pass 2) -fast -unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xT -O3 -ipo -no-prec-div -ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs -L/cpu2006/SmartHeap_8.1/lib -lsmartheap

473.astar: -prof-gen(pass 1) -prof-use(pass 2) -xT -O3 -ipo -no-prec-div -ansi-alias -opt-ra-region-strategy=routine -Wl,-z,muldefs -L/cpu2006/SmartHeap_8.1/lib -lsmartheap

483.xalancbmk: basepeak = yes
SPEC has determined that this result was not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter reported that the result would not meet the 3 month availability requirement in the SPEC CPU2006 run rules due to a change in the availability date of the system.

Peak Other Flags:

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags file that was used to format this result can be browsed at http://www.spec.org/cpu2006/flags/HP-Intel-ic10.1-linux-int-flags.20090713.html

You can also download the XML flags source by saving the following link: