SPEC® CINT2006 Result

ScaleMP

vSMP Foundation (Intel Xeon X5570, see notes)

SPECint®_rate2006 = Not Run

SPECint_rate_base2006 = 830

CPU2006 license:	2929	**Test date:**	Apr-2009
Test sponsor:	ScaleMP	**Hardware Availability:**	Apr-2009
Tested by:	ScaleMP	**Software Availability:**	Apr-2009



Hardware

CPU Name:	Intel Xeon X5570
CPU Characteristics:	Intel Turbo Boost Technology is not-enabled
CPU MHz:	2933
FPU:	Integrated
CPU(s) enabled:	32 cores, 8 chips, 4 cores/chip, 2 threads/core
CPU(s) orderable:	4,6,8,10,12,14,16,18,20,22,24,26,28,30,32 chips
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	8 MB I+D on chip per chip
Other Cache:	6 GB I+D off chip per entire system (see notes)
Memory:	96 GB (4 x 12 x 2 GB DDR3-1333R, ECC, CL9)
Disk Subsystem:	4 x 1 x 500 GB SATA, 7200 RPM
Other Hardware:	InfiniBand

Software

Operating System:	Red Hat Enterprise Linux Server release 5.3 (Tikanga) Kernel: 2.6.27.19-1.vSMP
Compiler:	Intel C Compiler for applications running on IA-32, Version 11.0.074 Intel Fortran Compiler for applications running on IA-32, Version 11.0.074
Auto Parallel:	No
File System:	xfs
System State:	Multi-user, run level 3
Base Pointers:	32-bit
Peak Pointers:	Not Applicable
Other Software:	ScaleMP vSMP Foundation 2.0.44.0

ScaleMP

vSMP Foundation (Intel Xeon X5570, see notes)

SPECint_rate2006 = Not Run

SPECint_rate_base2006 = 830

CPU2006 license: 2929
Test sponsor: ScaleMP
Tested by: ScaleMP

Test date: Apr-2009
Hardware Availability: Apr-2009
Software Availability: Apr-2009

Results Table

	Base							Peak						
Benchmark	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	64	951	657	786	795	**787**	**795**							
401.bzip2	64	1158	533	**1083**	**570**	1082	571							
403.gcc	64	690	746	**691**	**745**	696	740							
429.mcf	64	591	988	**589**	**992**	587	994							
445.gobmk	64	760	883	756	888	**757**	**887**							
456.hmmer	64	939	636	**897**	**666**	895	667							
458.sjeng	64	931	832	**931**	**832**	931	832							
462.libquantum	64	**492**	**2700**	492	2700	490	2710							
464.h264ref	64	1224	1160	**1241**	**1140**	1258	1130							
471.omnetpp	64	718	557	**721**	**555**	721	555							
473.astar	64	876	513	**875**	**513**	875	514							
483.xalancbmk	64	740	597	**596**	**741**	591	748							

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

```
The config file option 'submit' was used with taskset
to bind processes to cores
```

Platform Notes

```
ScaleMP
   vSMP Foundation: 2.0.44.0
Other Cache:
   ScaleMP vSMP Foundation manages cache coherency between the
   InfiniBand-connected systems via multiple concurrent memory
   coherency mechanisms, on a per-block basis, based on
   real-time memory activity access patterns.
   This mechanism reserves 6 GB of the main memory across all
   boards (distributed), which is used as a 4th level cache.
Hardware Details:
   System was aggregated using 4 X SuperMicro SuperServer 6026T-NTR+.
   The servers were connected with Melanox InfiniBand QDR and a
   QDR switch.
CPU Characteristics: Intel Turbo Boost Technology not-enabled:
   As the prerequisites listed below for enablement of this
   technology did not exist.
   The prerequisites for Turbo Boost Technology are:
   - Hardware: Enabling Turbo Boost Technology require BIOS setting.
   - Software: OS needs to be ACPI-aware and set P0 power state.
```

ScaleMP

vSMP Foundation (Intel Xeon X5570, see notes)

SPECint_rate2006 = Not Run

SPECint_rate_base2006 = 830

CPU2006 license:	2929	**Test date:**	Apr-2009
Test sponsor:	ScaleMP	**Hardware Availability:**	Apr-2009
Tested by:	ScaleMP	**Software Availability:**	Apr-2009

Base Compiler Invocation

C benchmarks:
`icc`

C++ benchmarks:
`icpc`

Base Portability Flags

400.perlbench: `-DSPEC_CPU_LINUX_IA32`
462.libquantum: `-DSPEC_CPU_LINUX`
483.xalancbmk: `-DSPEC_CPU_LINUX`

Base Optimization Flags

C benchmarks:
`-xSSE4.2 -ipo -O3 -no-prec-div -inline-calloc -opt-malloc-options=3 -opt-prefetch`

C++ benchmarks:
`-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch`

Base Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

The flags file that was used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic11.0-int-linux64-revE.20090925.html

You can also download the XML flags source by saving the following link:
http://www.spec.org/cpu2006/flags/Intel-ic11.0-int-linux64-revE.20090925.xml

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.
Report generated on Wed Jul 23 03:24:21 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 25 September 2009.