SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge T610 (Intel Xeon X5650, 2.66 GHz)

SPECint®2006 = 36.7

SPECint_base2006 = 34.4

CPU2006 license: 55
Test sponsor: Dell Inc.
Tested by: Dell Inc.

Test date: May-2010
Hardware Availability: Mar-2010
Software Availability: Dec-2009



Hardware

CPU Name:	Intel Xeon X5650
CPU Characteristics:	Intel Turbo Boost Technology up to 3.06 GHz
CPU MHz:	2667
FPU:	Integrated
CPU(s) enabled:	12 cores, 2 chips, 6 cores/chip, 2 threads/core
CPU(s) orderable:	1,2 chips
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	12 MB I+D on chip per chip
Other Cache:	None
Memory:	48 GB (12 x 4 GB DDR3-1333 DR RDIMM, CL9, ECC)
Disk Subsystem:	1 x 146 GB 15000 RPM SAS
Other Hardware:	None

Software

Operating System:	SUSE Linux Enterprise Server 11 (x86_64), Kernel 2.6.27.19-5-smp
Compiler:	Intel C++ Professional Compiler for IA32 and Intel 64, Version 11.1 Build 20091130 Package ID: l_cproc_p_11.1.064
Auto Parallel:	Yes
File System:	ext3
System State:	Run level 3 (multi-user)
Base Pointers:	64-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V8.1

SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge T610 (Intel Xeon X5650, 2.66 GHz)

SPECint2006 = 36.7

SPECint_base2006 = 34.4

CPU2006 license: 55
Test sponsor: Dell Inc.
Tested by: Dell Inc.

Test date: May-2010
Hardware Availability: Mar-2010
Software Availability: Dec-2009

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	410	23.8	**410**	**23.8**	408	23.9	352	27.8	353	27.7	**353**	**27.7**
401.bzip2	534	18.1	**533**	**18.1**	533	18.1	**533**	**18.1**	532	18.1	534	18.1
403.gcc	**347**	**23.2**	348	23.2	347	23.2	**311**	**25.9**	310	26.0	311	25.9
429.mcf	222	41.1	221	41.3	**221**	**41.3**	198	46.0	204	44.8	**203**	**45.0**
445.gobmk	468	22.4	470	22.3	**470**	**22.3**	431	24.3	**431**	**24.3**	431	24.3
456.hmmer	**215**	**43.4**	215	43.4	216	43.1	209	44.5	210	44.5	**210**	**44.5**
458.sjeng	507	23.9	508	23.8	**507**	**23.9**	**489**	**24.7**	488	24.8	489	24.7
462.libquantum	35.0	592	**34.8**	**595**	34.6	598	36.8	563	**36.6**	**566**	36.0	575
464.h264ref	654	33.8	**652**	**33.9**	651	34.0	592	37.4	595	37.2	**594**	**37.3**
471.omnetpp	**290**	**21.5**	290	21.6	294	21.3	232	27.0	**236**	**26.5**	236	26.5
473.astar	**371**	**18.9**	371	18.9	372	18.9	**357**	**19.7**	357	19.7	356	19.7
483.xalancbmk	199	34.6	**200**	**34.6**	200	34.5	199	34.6	**200**	**34.6**	200	34.5

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

'ulimit -s unlimited' was used to set the stacksize to unlimited prior to run

Platform Notes

BIOS Settings:
Power Management = Maximum Performance (Default = Active Power Controller)
Data Reuse = Disabled (Default = Enabled)

General Notes

OMP_NUM_THREADS set to number of cores
KMP_AFFINITY set to granularity=fine,scatter
Binaries were compiled on SLES 10 with Binutils 2.18.50.0.7.20080502
The Dell PowerEdge T610 and
the Bull NovaScale T840 F2 models are electronically equivalent.
The results have been measured on a Dell PowerEdge T610 model.

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
445.gobmk: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -DSPEC_CPU_LP64
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -static -parallel -opt-prefetch

C++ benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmartheap64

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m64

400.perlbench: icc -m32

429.mcf: icc -m32

445.gobmk: icc -m32

464.h264ref: icc -m32

C++ benchmarks (except as noted below):
icpc -m64

Continued on next page

Peak Compiler Invocation (Continued)

471.omnetpp: icpc -m32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -ansi-alias -opt-prefetch

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div -static(pass 2) -prof-use(pass 2)
-auto-ilp32 -opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -static -inline-calloc
-opt-malloc-options=3 -auto-ilp32

429.mcf: -xSSE4.2 -ipo -O3 -no-prec-div -static -opt-prefetch

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -O2
-ipo -no-prec-div -ansi-alias

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -static -unroll2
-ansi-alias -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -unroll4

462.libquantum: -xSSE4.2 -ipo -O3 -no-prec-div -static -parallel
-opt-prefetch -par-schedule-static=32768 -ansi-alias

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -unroll2 -ansi-alias

Continued on next page

Peak Optimization Flags (Continued)

C++ benchmarks:

471.omnetpp: `-xSSE4.2`(pass 2) `-prof-gen`(pass 1) `-ipo`(pass 2) `-O3`(pass 2) `-no-prec-div`(pass 2) `-prof-use`(pass 2) `-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs -L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-32bit -lsmartheap`

473.astar: `-xSSE4.2`(pass 2) `-prof-gen`(pass 1) `-ipo`(pass 2) `-O3`(pass 2) `-no-prec-div`(pass 2) `-prof-use`(pass 2) `-ansi-alias -opt-ra-region-strategy=routine -Wl,-z,muldefs -L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmartheap64`

483.xalancbmk: `basepeak = yes`

Peak Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

The flags file that was used to format this result can be browsed at
`http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revE.20100330.html`

You can also download the XML flags source by saving the following link:
`http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revE.20100330.xml`

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.
Report generated on Wed Jul 23 09:17:39 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 9 June 2010.