SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge T610 (Intel Xeon L5640, 2.26 GHz)

SPECint®2006 = 33.0

SPECint_base2006 = 30.5

CPU2006 license: 55
Test sponsor: Dell Inc.
Tested by: Dell Inc.

Test date: Jun-2010
Hardware Availability: Mar-2010
Software Availability: Dec-2009



Hardware

CPU Name:	Intel Xeon L5640
CPU Characteristics:	Intel Turbo Boost Technology up to 2.80 GHz
CPU MHz:	2267
FPU:	Integrated
CPU(s) enabled:	12 cores, 2 chips, 6 cores/chip, 2 threads/core
CPU(s) orderable:	1,2 chips
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	12 MB I+D on chip per chip
Other Cache:	None
Memory:	48 GB (12 x 4 GB DDR3-1333 DR RDIMM, CL9, ECC)
Disk Subsystem:	1 x 146 GB 15000 RPM SAS
Other Hardware:	None

Software

Operating System:	SUSE Linux Enterprise Server 11 (x86_64), Kernel 2.6.27.19-5-smp
Compiler:	Intel C++ Professional Compiler for IA32 and Intel 64, Version 11.1 Build 20091130 Package ID: l_cproc_p_11.1.064
Auto Parallel:	Yes
File System:	ext3
System State:	Run level 3 (multi-user)
Base Pointers:	64-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V8.1

SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge T610 (Intel Xeon L5640, 2.26 GHz)

SPECint2006 = 33.0

SPECint_base2006 = 30.5

CPU2006 license: 55
Test sponsor: Dell Inc.
Tested by: Dell Inc.

Test date: Jun-2010
Hardware Availability: Mar-2010
Software Availability: Dec-2009

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	452	21.6	451	21.7	**451**	**21.7**	**388**	**25.2**	388	25.2	389	25.1
401.bzip2	591	16.3	592	16.3	**592**	**16.3**	591	16.3	**591**	**16.3**	591	16.3
403.gcc	390	20.6	390	20.6	**390**	**20.6**	350	23.0	**349**	**23.0**	348	23.1
429.mcf	248	36.8	248	36.7	**248**	**36.8**	**225**	**40.5**	226	40.4	225	40.6
445.gobmk	**533**	**19.7**	533	19.7	536	19.6	475	22.1	474	22.1	**474**	**22.1**
456.hmmer	238	39.2	**236**	**39.5**	236	39.6	230	40.6	**230**	**40.6**	231	40.5
458.sjeng	**557**	**21.7**	558	21.7	557	21.7	536	22.6	538	22.5	**537**	**22.5**
462.libquantum	41.6	498	**41.6**	**498**	41.0	505	42.2	491	**42.4**	**488**	43.6	475
464.h264ref	764	29.0	768	28.8	**767**	**28.8**	**651**	**34.0**	651	34.0	650	34.0
471.omnetpp	330	18.9	**330**	**18.9**	330	19.0	263	23.7	264	23.7	**264**	**23.7**
473.astar	**411**	**17.1**	412	17.0	411	17.1	395	17.8	398	17.6	**397**	**17.7**
483.xalancbmk	**221**	**31.2**	221	31.3	221	31.2	**221**	**31.2**	221	31.3	221	31.2

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

'ulimit -s unlimited' was used to set the stacksize to unlimited prior to run

Platform Notes

```
BIOS Settings:
Power Management = Maximum Performance (Default = Active Power Controller)
Data Reuse = Disabled (Default = Enabled)
```

General Notes

```
Binaries were compiled on SLES 10 with Binutils 2.18.50.0.7.20080502
OMP_NUM_THREADS set to number of cores
KMP_AFFINITY set to granularity=fine,scatter
The Dell PowerEdge T610 and
the Bull NovaScale T840 F2 models are electronically equivalent.
The results have been measured on a Dell PowerEdge T610 model.
```

Base Compiler Invocation

C benchmarks:

```
icc  -m64
```

C++ benchmarks:

```
icpc -m64
```

Base Portability Flags

400.perlbench: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64`
401.bzip2: `-DSPEC_CPU_LP64`
403.gcc: `-DSPEC_CPU_LP64`
429.mcf: `-DSPEC_CPU_LP64`
445.gobmk: `-DSPEC_CPU_LP64`
456.hmmer: `-DSPEC_CPU_LP64`
458.sjeng: `-DSPEC_CPU_LP64`
462.libquantum: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX`
464.h264ref: `-DSPEC_CPU_LP64`
471.omnetpp: `-DSPEC_CPU_LP64`
473.astar: `-DSPEC_CPU_LP64`
483.xalancbmk: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX`

Base Optimization Flags

C benchmarks:
`-xSSE4.2 -ipo -O3 -no-prec-div -static -parallel -opt-prefetch`

C++ benchmarks:
`-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs`
`-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmartheap64`

Base Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

Peak Compiler Invocation

C benchmarks (except as noted below):
`icc -m64`

400.perlbench: `icc -m32`

429.mcf: `icc -m32`

445.gobmk: `icc -m32`

464.h264ref: `icc -m32`

C++ benchmarks (except as noted below):
`icpc -m64`

Continued on next page

Peak Compiler Invocation (Continued)

471.omnetpp: icpc -m32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -ansi-alias -opt-prefetch

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div -static(pass 2) -prof-use(pass 2)
-auto-ilp32 -opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -static -inline-calloc
-opt-malloc-options=3 -auto-ilp32

429.mcf: -xSSE4.2 -ipo -O3 -no-prec-div -static -opt-prefetch

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -O2
-ipo -no-prec-div -ansi-alias

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -static -unroll2
-ansi-alias -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -unroll4

462.libquantum: -xSSE4.2 -ipo -O3 -no-prec-div -static -parallel
-opt-prefetch -par-schedule-static=32768 -ansi-alias

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -unroll2 -ansi-alias

Continued on next page

Peak Optimization Flags (Continued)

C++ benchmarks:

471.omnetpp: `-xSSE4.2`(pass 2) `-prof-gen`(pass 1) `-ipo`(pass 2) `-O3`(pass 2) `-no-prec-div`(pass 2) `-prof-use`(pass 2) `-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs -L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-32bit -lsmartheap`

473.astar: `-xSSE4.2`(pass 2) `-prof-gen`(pass 1) `-ipo`(pass 2) `-O3`(pass 2) `-no-prec-div`(pass 2) `-prof-use`(pass 2) `-ansi-alias -opt-ra-region-strategy=routine -Wl,-z,muldefs -L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmartheap64`

483.xalancbmk: `basepeak = yes`

Peak Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

The flags file that was used to format this result can be browsed at
`http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revE.20100330.html`

You can also download the XML flags source by saving the following link:
`http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revE.20100330.xml`

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.
Report generated on Wed Jul 23 11:35:56 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 20 July 2010.