SPEC® CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C260 M2 (Intel Xeon E7-2850, 2.00 GHz)

SPECint®_rate2006 = NC

SPECint_rate_base2006 = NC

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jan-2012
Hardware Availability: May-2011
Software Availability: Oct-2011

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the result does not meet the 3 month availability requirement in the SPEC CPU2006 run rules, because the tested processor was not supported on this platform within three months of publication.

Non-Compliant

Copies	
400.perlbench	
401.bzip2	
403.gcc	
429.mcf	
445.gobmk	
456.hmmer	
458.sjeng	
462.libquantum	
464.h264ref	
471.omnetpp	
473.astar	
483.xalancbmk	

Hardware

CPU Name:	Intel Xeon E7-4850
CPU Characteristics:	Intel Turbo Boost Technology up to 2.40 GHz
CPU MHz:	2000
FPU:	Integrated
CPU(s) enabled:	20 cores, 2 chips, 10 cores/chip, 2 threads/core
CPU(s) orderable:	1,2 chips
Primary Cache:	32 KB I + 32 KB D on chip per core

Continued on next page

Software

Operating System:	Red Hat Enterprise Linux Server release 6.1 (Santiago) 2.6.32-131.0.15.el6.x86_64
Compiler:	C/C++: Version 12.1.0.225 of Intel C++ Studio XE for Linux
Auto Parallel:	No
File System:	ext4
System State:	Run level 3 (multi-user)

Continued on next page

SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C260 M2 (Intel Xeon E7-2850, 2.00 GHz)

SPECint_rate2006 = NC

SPECint_rate_base2006 = NC

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jan-2012
Hardware Availability: May-2011
Software Availability: Oct-2011

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the result does not meet the 3 month availability requirement in the SPEC CPU2006 run rules, because the tested processor was not supported on this platform within three months of publication.

Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	24 MB I+D on chip per chip
Other Cache:	None
Memory:	512 GB (32 x 16 GB 4Rx4 PC3-8500R-9, ECC)
Disk Subsystem:	600 GB SAS 10K RPM
Other Hardware:	None
Base Pointers:	32-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V9.01

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	40	NC	NC	NC	NC	NC	NC	40	NC	NC	NC	NC	NC	NC
401.bzip2	40	NC	NC	NC	NC	NC	NC	40	NC	NC	NC	NC	NC	NC
403.gcc	40	NC	NC	NC	NC	NC	NC	40	NC	NC	NC	NC	NC	NC
429.mcf	40	NC	NC	NC	NC	NC	NC	40	NC	NC	NC	NC	NC	NC
445.gobmk	40	NC	NC	NC	NC	NC	NC	40	NC	NC	NC	NC	NC	NC
456.hmmer	40	NC	NC	NC	NC	NC	NC	40	NC	NC	NC	NC	NC	NC
458.sjeng	40	NC	NC	NC	NC	NC	NC	40	NC	NC	NC	NC	NC	NC
462.libquantum	40	NC	NC	NC	NC	NC	NC	40	NC	NC	NC	NC	NC	NC
464.h264ref	40	NC	NC	NC	NC	NC	NC	40	NC	NC	NC	NC	NC	NC
471.omnetpp	40	NC	NC	NC	NC	NC	NC	40	NC	NC	NC	NC	NC	NC
473.astar	40	NC	NC	NC	NC	NC	NC	40	NC	NC	NC	NC	NC	NC
483.xalancbmk	40	NC	NC	NC	NC	NC	NC	40	NC	NC	NC	NC	NC	NC

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

```
The numactl mechanism was used to bind copies to processors. The config file option 'submit'
was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.
```

Non-Compliant

SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C260 M2 (Intel Xeon E7-2850, 2.00 GHz)

SPECint_rate2006 = NC

SPECint_rate_base2006 = NC

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jan-2012
Hardware Availability: May-2011
Software Availability: Oct-2011

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the result does not meet the 3 month availability requirement in the SPEC CPU2006 run rules, because the tested processor was not supported on this platform within three months of publication.

Non-Compliant

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

Platform Notes

```
Sysinfo program /opt/cpu2006/config/sysinfo.rev6800
$Rev: 6800 $ $Date:: 2011-10-11 #$ 6f2ebdff5032aaa42e583f96b07f99d3
running on localhost.localdomain Tue Jan 10 19:34:15 2012

This section contains SUT (System Under Test) info as seen by
some common utilities.  To remove or add to this section, see:
  http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
   model name : Intel(R) Xeon(R) CPU E7- 4850 @ 2.00GHz
      2 "physical id"s (chips)
      40 "processors"
   cores, siblings (Caution: counting these is hw and system dependent.  The
   following excerpts from /proc/cpuinfo might not be reliable.  Use with
   caution.)
      cpu cores : 10
      siblings  : 20
      physical 0: cores 0 1 2 8 9 16 17 18 24 25
      physical 1: cores 0 1 2 8 9 16 17 18 24 25
   cache size : 24576 KB

From /proc/meminfo
   MemTotal:       529190812 kB
   HugePages_Total:       0
   Hugepagesize:       2048 kB

/usr/bin/lsb_release -d
   Red Hat Enterprise Linux Server release 6.1 (Santiago)

From /etc/*release* /etc/*version*
   redhat-release: Red Hat Enterprise Linux Server release 6.1 (Santiago)
   system-release: Red Hat Enterprise Linux Server release 6.1 (Santiago)
   system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server
```

Continued on next page

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the result does not meet the 3 month availability requirement in the SPEC CPU2006 run rules, because the tested processor was not supported on this platform within three months of publication.

Non-Compliant

Platform Notes (Continued)

```
uname -a:
   Linux localhost.localdomain 2.6.32-[illegible]0.15[illegible]6.x86_64 #1 SMP Tue May 10
   15:42:40 EDT 2011 x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 10 19:28

SPEC is set to: /opt/cpu2006
   Filesystem     Type    Size  Used Avail Use% Mounted on
   /dev/sda1      ext4    5[illegible]0G  5.7G  5[illegible]6G   2% /

Additional information from dmidecode:

(End of data from sysinfo program)
```

General Notes

```
Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006/libs/32:/opt/cpu2006/libs/64"

 Binaries compiled on a system with 1x Core i7-860 CPU + 8GB
 memory using RHEL5.
 Transparent Huge Pages enabled with:
 echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
 Filesystem page cache cleared with:
 echo 1> /proc/sys/vm/drop_caches
 runspec command invoked through numactl i.e.:
 numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:

```
icc  -m32
```

C++ benchmarks:

```
icpc -m32
```

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the result does not meet the 3 month availability requirement in the SPEC CPU2006 run rules, because the tested processor was not supported on this platform within three months of publication.

Non-Compliant

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3

C++ benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
-Wl,-z,muldefs -L/smartheap -lsmartheap

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

Continued on next page

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the result does not meet the 3 month availability requirement in the SPEC CPU2006 run rules, because the tested processor was not supported on this platform within three months of publication.

Non Compliant

Peak Compiler Invocation (Continued)

458.sjeng: icc -m64

C++ benchmarks:
icpc -m32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-auto-ilp32

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -opt-mem-layout-trans=3

Continued on next page

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the result does not meet the 3 month availability requirement in the SPEC CPU2006 run rules, because the tested processor was not supported on this platform within three months of publication.

Non-Compliant

Peak Optimization Flags (Continued)

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4 -auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/smartheap -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.html

SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C260 M2 (Intel Xeon E7-2850, 2.00 GHz)

SPECint_rate2006 = NC

SPECint_rate_base2006 = NC

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jan-2012
Hardware Availability: May-2011
Software Availability: Oct-2011

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the result does not meet the 3 month availability requirement in the SPEC CPU2006 run rules, because the tested processor was not supported on this platform within three months of publication.

Non-Compliant

You can also download the XML flags source by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111117.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.xml

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Fri Mar 20 11:42:33 2015 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 15 February 2012.