Cisco Systems

Cisco UCS C220 M3 (Intel Xeon E5-2643. 3.30 GHz)

<table>
<thead>
<tr>
<th>SPECint®_rate2006 = 379</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECint_rate_base2006 = 364</td>
</tr>
</tbody>
</table>

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Apr-2012
Hardware Availability: Jun-2012
Software Availability: Dec-2011

<table>
<thead>
<tr>
<th>SPECint®_rate2006 = 379</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECint_rate_base2006 = 364</td>
</tr>
</tbody>
</table>

Hardware

CPU Name: Intel Xeon E5-2643
CPU Characteristics: Intel Turbo Boost Technology up to 3.50 GHz
CPU MHz: 3300
FPU: Integrated
CPU(s) enabled: 8 cores, 2 chips, 4 cores/chip, 2 threads/core
CPU(s) orderable: 1.2 chip
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 10 MB I+D on chip per chip
Other Cache: None
Memory: 128 GB (16 x 8 GB 2Rx4 PC3-12800R-11, ECC)
Disk Subsystem: 1 X 300 GB 10000 RPM SAS
Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.2 (Santiago)
Compiler: CIC++ Version 12.1.3.293 of Intel C++ Studio XE for Linux
Auto Parallel: No
File System: ext4
System State: Run level 3 (multi-user)
Base Pointers: 32-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V9.01
SPEC CINT2006 Result

Cisco Systems
Cisco UCS C220 M3 (Intel Xeon E5-2643. 3.30 GHz)

SPECint_rate2006 = 379
SPECint_rate_base2006 = 364

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>400.perlbench</td>
<td>16</td>
<td>593</td>
<td>264</td>
<td>593</td>
<td>264</td>
<td>593</td>
<td>264</td>
</tr>
<tr>
<td>401.bzip2</td>
<td>16</td>
<td>799</td>
<td>193</td>
<td>798</td>
<td>193</td>
<td>799</td>
<td>193</td>
</tr>
<tr>
<td>403.gcc</td>
<td>16</td>
<td>438</td>
<td>294</td>
<td>438</td>
<td>294</td>
<td>438</td>
<td>294</td>
</tr>
<tr>
<td>429.mcf</td>
<td>16</td>
<td>253</td>
<td>577</td>
<td>253</td>
<td>577</td>
<td>253</td>
<td>577</td>
</tr>
<tr>
<td>445.gobmk</td>
<td>16</td>
<td>614</td>
<td>273</td>
<td>613</td>
<td>274</td>
<td>614</td>
<td>273</td>
</tr>
<tr>
<td>456.hmmer</td>
<td>16</td>
<td>331</td>
<td>451</td>
<td>330</td>
<td>453</td>
<td>331</td>
<td>450</td>
</tr>
<tr>
<td>458.sjeng</td>
<td>16</td>
<td>719</td>
<td>269</td>
<td>720</td>
<td>269</td>
<td>719</td>
<td>269</td>
</tr>
<tr>
<td>462.libquantum</td>
<td>16</td>
<td>153</td>
<td>2170</td>
<td>153</td>
<td>2170</td>
<td>153</td>
<td>2170</td>
</tr>
<tr>
<td>464.h264ref</td>
<td>16</td>
<td>782</td>
<td>453</td>
<td>780</td>
<td>454</td>
<td>782</td>
<td>452</td>
</tr>
<tr>
<td>471.omnetpp</td>
<td>16</td>
<td>483</td>
<td>207</td>
<td>483</td>
<td>207</td>
<td>483</td>
<td>207</td>
</tr>
<tr>
<td>473.astar</td>
<td>16</td>
<td>506</td>
<td>222</td>
<td>509</td>
<td>221</td>
<td>506</td>
<td>222</td>
</tr>
<tr>
<td>483.xalancbmk</td>
<td>16</td>
<td>265</td>
<td>417</td>
<td>264</td>
<td>419</td>
<td>265</td>
<td>416</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Configuration:
Intel(R) Hyper-Threading Technology set to Enabled
Processor Power State C6 set to Disabled
Processor Power State C1 Enhanced set to Disabled
Power Technology set to Custom
Energy Performance set to Performance
DRAM Clock Throttling set to Performance

Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6800
$Rev: 6800 $ $Date:: 2011-10-11 #$ 6f2ebdff5032aaa42e583f96b07f99d3
running on speccpu-rhel6.2 Tue Apr 17 07:28:35 2012

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-2643 0 @ 3.30GHz

Continued on next page
Platform Notes (Continued)

2 "physical id"s (chips)
16 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 4
siblings : 8
physical 0: cores 0 1 2 3
physical 1: cores 0 1 2 3
cache size : 10240 KB

From /proc/meminfo
MemTotal: 132102624 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.2 (Santiago)

From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)

uname -a:
Linux speccpu-rhel6.2 2.6.32-220.el6.x86_64 #1 SMP Wed Nov 9 08:03:13 EST 2011 x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Apr 17 07:23

SPEC is set to: /opt/cpu2006-1.2

Filesystem Type Size Used Avail Use% Mounted on
/dev/sda2 ext4 274G 10G 250G 4% /

Additional information from dmidecode:
Memory:
  16x 0xCE00 M393B1K70DH0-YK0 8 GB 1600 MHz 1 rank

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64"

Binaries compiled on a system with 2 X Intel Xeon E5-2690 CPU + 128 GB memory using RHEL 6.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
Filesystem page cache cleared with:
echo 1 > /proc/sys/vm/drop_caches
Cisco Systems
Cisco UCS C220 M3 (Intel Xeon E5-2643. 3.30 GHz)

SPECint_rate2006 = 379
SPECint_rate_base2006 = 364

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Apr-2012
Hardware Availability: Jun-2012
Software Availability: Dec-2011

Base Compiler Invocation

C benchmarks:
  icc -m32

C++ benchmarks:
  icpc -m32

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
  -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3

C++ benchmarks:
  -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
  -Wl,-z,muldefs -L/smartheap -lsmartheap

Base Other Flags

C benchmarks:
  403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
  icc -m32
  400.perlbench: icc -m64
  401.bzip2: icc -m64
  456.hmmer: icc -m64
  458.sjeng: icc -m64

C++ benchmarks:
  icpc -m32
Cisco Systems

Cisco UCS C220 M3 (Intel Xeon E5-2643. 3.30 GHz)

SPECint_rate2006 = 379
SPECint_rate_base2006 = 364

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems
Test date: Apr-2012
Hardware Availability: Jun-2012
Software Availability: Dec-2011

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-03(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-auto-ilp32

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-03(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xSSE4.2 -ipo -03 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -opt-mem-layout-trans=3

456.hmmer: -xSSE4.2 -ipo -03 -no-prec-div -unroll2 -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-03(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4 -auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-03(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-03(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/smartheap -lsmartheap

473.astar: basepeak = yes

Continued on next page
Cisco Systems

Cisco UCS C220 M3 (Intel Xeon E5-2643. 3.30 GHz)

SPECint_rate2006 = 379
SPECint_rate_base2006 = 364

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Apr-2012
Hardware Availability: Jun-2012
Software Availability: Dec-2011

Peak Optimization Flags (Continued)

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.xml

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Originally published on 9 May 2012.