Cisco Systems

Cisco UCS C240 M3 (Intel Xeon E5-2640, 2.50 GHz)

SPECint\_rate2006 = 466
SPECint\_rate\_base2006 = 447

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2005
Hardware Availability: Jun-2012

Software Availability: Dec-2011

### Hardware

- **CPU Name:** Intel Xeon E5-2640
- **CPU Characteristics:** Intel Turbo Boost Technology up to 3.00 GHz
- **CPU MHz:** 2500
- **FPU:** Integrated
- **CPU(s) enabled:** 12 cores, 2 chips, 6 cores/chip, 2 threads/core
- **CPU(s) orderable:** 1,2 chip
- **Primary Cache:** 32 KB I + 32 KB D on chip per core
- **Secondary Cache:** 256 KB I+D on chip per core
- **L3 Cache:** 15 MB I+D on chip per chip
- **Other Cache:** None
- **Memory:** 128 GB (16 x 8 GB 2Rx4 PC3-12800R-11, ECC, running at 1333 MHz and CL7)
- **Disk Subsystem:** 1 X 600 GB 10000 RPM SAS
- **Other Hardware:** None

### Software

- **Operating System:** Red Hat Enterprise Linux Server release 6.2 (Santiago)
  2.6.32-220.el6.x86_64
- **Compiler:** C/C++: Version 12.1.3.293 of Intel C++ Studio XE for Linux
- **Auto Parallel:** No
- **File System:** ext4
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 32-bit
- **Peak Pointers:** 32/64-bit
- **Other Software:** Microquill SmartHeap V9.01
Cisco Systems
Cisco UCS C240 M3 (Intel Xeon E5-2640, 2.50 GHz)

SPECint_rate2006 = 466
SPECint_rate_base2006 = 447

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2005
Hardware Availability: Jun-2012
Software Availability: Dec-2011

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>400.perlbench</td>
<td>24</td>
<td>716</td>
<td>328</td>
<td>719</td>
<td>326</td>
<td>718</td>
<td>327</td>
</tr>
<tr>
<td>401.bzip2</td>
<td>24</td>
<td>957</td>
<td>242</td>
<td>958</td>
<td>242</td>
<td>960</td>
<td>241</td>
</tr>
<tr>
<td>403.gcc</td>
<td>24</td>
<td>533</td>
<td>363</td>
<td>534</td>
<td>362</td>
<td>535</td>
<td>361</td>
</tr>
<tr>
<td>429.mcf</td>
<td>24</td>
<td>313</td>
<td>700</td>
<td>312</td>
<td>701</td>
<td>312</td>
<td>701</td>
</tr>
<tr>
<td>445.gobmk</td>
<td>24</td>
<td>752</td>
<td>335</td>
<td>746</td>
<td>337</td>
<td>762</td>
<td>331</td>
</tr>
<tr>
<td>456.hmmer</td>
<td>24</td>
<td>400</td>
<td>559</td>
<td>401</td>
<td>559</td>
<td>403</td>
<td>556</td>
</tr>
<tr>
<td>458.sjeng</td>
<td>24</td>
<td>871</td>
<td>333</td>
<td>870</td>
<td>334</td>
<td>868</td>
<td>334</td>
</tr>
<tr>
<td>462.libquantum</td>
<td>24</td>
<td>187</td>
<td>2600</td>
<td>187</td>
<td>2660</td>
<td>187</td>
<td>2660</td>
</tr>
<tr>
<td>464.h264ref</td>
<td>24</td>
<td>958</td>
<td>554</td>
<td>954</td>
<td>556</td>
<td>952</td>
<td>558</td>
</tr>
<tr>
<td>471.omnetpp</td>
<td>24</td>
<td>576</td>
<td>261</td>
<td>575</td>
<td>261</td>
<td>577</td>
<td>260</td>
</tr>
<tr>
<td>473.astar</td>
<td>24</td>
<td>631</td>
<td>267</td>
<td>632</td>
<td>267</td>
<td>634</td>
<td>266</td>
</tr>
<tr>
<td>483.xalancbmk</td>
<td>24</td>
<td>334</td>
<td>496</td>
<td>332</td>
<td>499</td>
<td>334</td>
<td>497</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Peak</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>24</td>
<td>616</td>
<td>380</td>
<td>616</td>
<td>381</td>
<td>617</td>
<td>380</td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>935</td>
<td>248</td>
<td>941</td>
<td>246</td>
<td>935</td>
<td>248</td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>535</td>
<td>361</td>
<td>537</td>
<td>360</td>
<td>536</td>
<td>360</td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>313</td>
<td>700</td>
<td>312</td>
<td>701</td>
<td>312</td>
<td>701</td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>747</td>
<td>337</td>
<td>734</td>
<td>343</td>
<td>731</td>
<td>344</td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>333</td>
<td>672</td>
<td>335</td>
<td>668</td>
<td>334</td>
<td>670</td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>853</td>
<td>340</td>
<td>828</td>
<td>351</td>
<td>830</td>
<td>350</td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>187</td>
<td>2660</td>
<td>187</td>
<td>2660</td>
<td>187</td>
<td>2660</td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>947</td>
<td>561</td>
<td>947</td>
<td>561</td>
<td>948</td>
<td>561</td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>541</td>
<td>277</td>
<td>540</td>
<td>278</td>
<td>540</td>
<td>278</td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>631</td>
<td>267</td>
<td>632</td>
<td>267</td>
<td>634</td>
<td>266</td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>334</td>
<td>496</td>
<td>332</td>
<td>499</td>
<td>334</td>
<td>497</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Configuration:
Processor Power State C6 set to Disabled
Processor Power State C1 Enhanced set to Disabled
Power Technology set to Custom
Energy Performance set to Custom
DRAM Clock Throttling to Performance
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6800
$Rev: 6800 $ $Date:: 2011-10-11 #$ $f2ebdf5032aaa42e583f96b07f99d3
running on localhost.localdomain Tue May 17 01:18:51 2005

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Genuine Intel(R) CPU @ 2.50GHz
2 "physical id"s (chips)
Cisco Systems
Cisco UCS C240 M3 (Intel Xeon E5-2640, 2.50 GHz)

SPECint_rate2006 = 466
SPECint_rate_base2006 = 447

CPU2006 license: 9019
Test date: May-2005

Test sponsor: Cisco Systems
Hardware Availability: Jun-2012

Tested by: Cisco Systems
Software Availability: Dec-2011

Platform Notes (Continued)

24 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 6
siblings : 12
physical 0: cores 0 1 2 3 4 5
physical 1: cores 0 1 2 3 4 5
cache size : 15360 KB

From /proc/meminfo
MemTotal: 132101604 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.2 (Santiago)

From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)

uname -a:
Linux localhost.localdomain 2.6.32-220.el6.x86_64 #1 SMP Wed Nov 9 08:03:13
EST 2011 x86_64 x86_64 x86_64 GNU/Linux
run-level 3 May 16 22:31

SPEC is set to: /opt/cpu2006-1.2

Filesystem Type Size Used Avail Use% Mounted on
/dev/sda1 ext4 550G 9.9G 512G 2% /

Additional information from dmidecode:
Memory:
16x 0xCE00 M393B1K70DH0-YK0 8 GB 1600 MHz 1 rank

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64"
Intel HT Technology = enable
Binaries compiled on a system with 2 X Intel Xeon E5-2690 CPU + 128 GB memory using RHEL 6.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
Filesystem page cache cleared with:
echo 1>       /proc/sys/vm/drop_caches
Cisco Systems

Cisco UCS C240 M3 (Intel Xeon E5-2640, 2.50 GHz)

SPEC int_rate2006 = 466
SPEC int_rate_base2006 = 447

CPU2006 license: 9019
Test sponsor: Cisco Systems
Test date: May-2005
Tested by: Cisco Systems
Hardware Availability: Jun-2012
Software Availability: Dec-2011

Base Compiler Invocation

C benchmarks:
icc -m32

C++ benchmarks:
icpc -m32

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3

C++ benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
-Wl,-z,muldefs -L/smartheap -lsmartheap

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m32

400.perlbench: icc -m64
401.bzip2: icc -m64
456.hmmer: icc -m64
458.sjeng: icc -m64

C++ benchmarks:
icpc -m32
Cisco Systems
Cisco UCS C240 M3 (Intel Xeon E5-2640, 2.50 GHz)

SPECint_rate2006 = 466
SPECint_rate_base2006 = 447

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2005
Hardware Availability: Jun-2012
Software Availability: Dec-2011

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -auto-ilp32
401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -opt-prefetch -auto-ilp32 -ansi-alias
403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div
429.mcf: basepeak = yes
445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -ansi-alias -opt-mem-layout-trans=3
456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -unroll4 -auto-ilp32
462.libquantum: basepeak = yes
464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs -L/smartheap -lsmartheap
473.astar: basepeak = yes

Continued on next page
Cisco Systems

Cisco UCS C240 M3 (Intel Xeon E5-2640, 2.50 GHz)

| SPECint_rate2006 | 466 |
| SPECint_rate_base2006 | 447 |

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: May-2005
Hardware Availability: Jun-2012
Software Availability: Dec-2011

Peak Optimization Flags (Continued)

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.xml

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Originally published on 22 May 2012.