



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Bull SAS

SPECint®_rate2006 = 540

BL275+ (Intel Xeon E5-2650, 2.00 GHz)

SPECint_rate_base2006 = 518

CPU2006 license: 20


Test date: Oct-2012

Test sponsor: Bull SAS

Hardware Availability: Jul-2012

Tested by: Bull SAS

Software Availability: Dec-2011



SPECint_rate_base2006 = 518

SPECint_rate2006 = 540

Hardware

CPU Name:	Intel Xeon E5-2650
CPU Characteristics:	Intel Turbo Boost Technology up to 2.80 GHz
CPU MHz:	2000
FPU:	Integrated
CPU(s) enabled:	16 cores, 2 chips, 8 cores/chip, 2 threads/core
CPU(s) orderable:	1,2 chips
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	20 MB I+D on chip per chip
Other Cache:	None
Memory:	128 GB (16 x 8 GB 2Rx4 PC3-12800R-11, ECC)
Disk Subsystem:	2 x 146 GB 15000 RPM SAS, RAID 0
Other Hardware:	None

Software

Operating System:	Red Hat Enterprise Linux Server release 6.2 (Santiago) 2.6.32-220.el6.x86_64
Compiler:	C/C++: Version 12.1.0.225 of Intel C++ Studio XE for Linux
Auto Parallel:	No
File System:	ext4
System State:	Run level 3 (multi-user)
Base Pointers:	32-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V9.01



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Bull SAS

SPECint_rate2006 = 540

BL275+ (Intel Xeon E5-2650, 2.00 GHz)

SPECint_rate_base2006 = 518

CPU2006 license: 20

Test date: Oct-2012

Test sponsor: Bull SAS

Hardware Availability: Jul-2012

Tested by: Bull SAS

Software Availability: Dec-2011

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	32	826	379	825	379	827	378	32	706	443	701	446	705	444
401.bzip2	32	1081	286	1081	286	1081	286	32	1045	295	1049	294	1046	295
403.gcc	32	606	425	610	422	608	424	32	610	423	607	424	609	423
429.mcf	32	349	837	349	835	349	835	32	349	837	349	835	349	835
445.gobmk	32	886	379	875	384	880	382	32	866	388	860	390	867	387
456.hammer	32	466	641	465	642	465	642	32	391	763	391	764	391	764
458.sjeng	32	1029	376	1027	377	1029	376	32	973	398	986	393	977	396
462.libquantum	32	218	3050	218	3050	218	3040	32	218	3050	218	3050	218	3040
464.h264ref	32	1124	630	1108	639	1082	654	32	1100	644	1082	655	1092	649
471.omnetpp	32	629	318	627	319	630	317	32	589	339	591	339	589	340
473.astar	32	729	308	731	307	730	308	32	729	308	731	307	730	308
483.xalancbmk	32	400	552	399	553	398	555	32	400	552	399	553	398	555

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

```
Sysinfo program /spec/cpu2006.1.2/config/sysinfo.rev6800
$Rev: 6800 $ $Date::: 2011-10-11 #$
running on localhost.localdomain Thu Oct 25 18:00:01 2012
```

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz
  2 "physical id"s (chips)
  32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
  cpu cores : 8
  siblings  : 16
```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Bull SAS

SPECint_rate2006 = 540

BL275+ (Intel Xeon E5-2650, 2.00 GHz)

SPECint_rate_base2006 = 518

CPU2006 license: 20

Test date: Oct-2012

Test sponsor: Bull SAS

Hardware Availability: Jul-2012

Tested by: Bull SAS

Software Availability: Dec-2011

Platform Notes (Continued)

```
physical 0: cores 0 1 2 3 4 5 6 7
physical 1: cores 0 1 2 3 4 5 6 7
cache size : 20480 KB

From /proc/meminfo
MemTotal:      132271852 kB
HugePages_Total:       0
Hugepagesize:     2048 kB

/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.2 (Santiago)

From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

uname -a:
Linux localhost.localdomain 2.6.32-220.el6.x86_64 #1 SMP Wed Nov 9 08:03:13
EST 2011 x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Oct 25 17:54

SPEC is set to: /spec/cpu2006.1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/mapper/VolGroup-lv_root
                  ext4   172G   91G   72G  56%  /


Additional information from dmidecode:
Memory:
 16x Samsung M392B1K70DM0-CK0 8 GB 1600 MHz 2 rank

(End of data from sysinfo program)
```

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/spec/cpu2006.1.2/libs/32:/spec/cpu2006.1.2/libs/64"

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB memory using RHEL5.5

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
echo 1> /proc/sys/vm/drop_caches
```

runspec command invoked through numactl i.e.:

```
numactl --interleave=all runspec <etc>
```



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Bull SAS

SPECint_rate2006 = 540

BL275+ (Intel Xeon E5-2650, 2.00 GHz)

SPECint_rate_base2006 = 518

CPU2006 license: 20

Test date: Oct-2012

Test sponsor: Bull SAS

Hardware Availability: Jul-2012

Tested by: Bull SAS

Software Availability: Dec-2011

Base Compiler Invocation

C benchmarks:

`icc -m32`

C++ benchmarks:

`icpc -m32`

Base Portability Flags

400.perlbench: `-DSPEC_CPU_LINUX_IA32`

462.libquantum: `-DSPEC_CPU_LINUX`

483.xalancbmk: `-DSPEC_CPU_LINUX`

Base Optimization Flags

C benchmarks:

`-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3`

C++ benchmarks:

`-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
-Wl,-z,muldefs -L/smartheap -lsmartheap`

Base Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

Peak Compiler Invocation

C benchmarks (except as noted below):

`icc -m32`

400.perlbench: `icc -m64`

401.bzip2: `icc -m64`

456.hmmer: `icc -m64`

458.sjeng: `icc -m64`

C++ benchmarks:

`icpc -m32`



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Bull SAS

SPECint_rate2006 = 540

BL275+ (Intel Xeon E5-2650, 2.00 GHz)

SPECint_rate_base2006 = 518

CPU2006 license: 20

Test date: Oct-2012

Test sponsor: Bull SAS

Hardware Availability: Jul-2012

Tested by: Bull SAS

Software Availability: Dec-2011

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-auto-ilp32

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -opt-mem-layout-trans=3

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll14 -auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll12 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/smartheap -lsmartheap

473.astar: basepeak = yes

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Bull SAS

SPECint_rate2006 = 540

BL275+ (Intel Xeon E5-2650, 2.00 GHz)

SPECint_rate_base2006 = 518

CPU2006 license: 20

Test date: Oct-2012

Test sponsor: Bull SAS

Hardware Availability: Jul-2012

Tested by: Bull SAS

Software Availability: Dec-2011

Peak Optimization Flags (Continued)

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=__alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.html>

<http://www.spec.org/cpu2006/flags/Bull-Platform-Settings-V1.2.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.xml>

<http://www.spec.org/cpu2006/flags/Bull-Platform-Settings-V1.2.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Thu Jul 24 14:10:38 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 20 November 2012.