Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2643 v3 @ 3.40GHz)

SPECint®_rate2006 = 694
SPECint_rate_base2006 = 671

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Hardware
- CPU Name: Intel Xeon E5-2643 v3
- CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz
- CPU MHz: 3400
- FPU: Integrated
- CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip, 2 threads/core
- CPU(s) orderable: 1.2 chips
- Primary Cache: 32 KB I + 32 KB D on chip per core
- Secondary Cache: 256 KB I+D on chip per core
- L3 Cache: 20 MB I+D on chip per chip
- Other Cache: None
- Memory: 256 GB (16 x 16 GB 2Rx4 PC4-2133P-R)
- Disk Subsystem: 1 x 300GB SAS, 15K RPM
- Other Hardware: None

Software
- Operating System: Red Hat Enterprise Linux Server release 6.5 (Santiago) 2.6.32-431.el6.x86_64
- Compiler: C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
- Auto Parallel: No
- File System: ext4
- System State: Run level 3 (multi-user)
- Base Pointers: 32-bit
- Peak Pointers: 32/64-bit
- Other Software: Microquill SmartHeap V10.0
Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2643 v3 @ 3.40GHz)

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>400.perlbench</td>
<td>24</td>
<td>464</td>
<td>506</td>
<td>461</td>
<td>509</td>
<td>464</td>
<td>506</td>
</tr>
<tr>
<td>401.bzip2</td>
<td>24</td>
<td>691</td>
<td>335</td>
<td>692</td>
<td>335</td>
<td>691</td>
<td>335</td>
</tr>
<tr>
<td>403.gcc</td>
<td>24</td>
<td>382</td>
<td>505</td>
<td>383</td>
<td>505</td>
<td>381</td>
<td>508</td>
</tr>
<tr>
<td>429.mcf</td>
<td>24</td>
<td>247</td>
<td>888</td>
<td>246</td>
<td>890</td>
<td>249</td>
<td>878</td>
</tr>
<tr>
<td>445.gobmk</td>
<td>24</td>
<td>573</td>
<td>439</td>
<td>574</td>
<td>438</td>
<td>574</td>
<td>439</td>
</tr>
<tr>
<td>456.hmmer</td>
<td>24</td>
<td>226</td>
<td>992</td>
<td>225</td>
<td>996</td>
<td>225</td>
<td>995</td>
</tr>
<tr>
<td>458.sjeng</td>
<td>24</td>
<td>616</td>
<td>471</td>
<td>617</td>
<td>471</td>
<td>605</td>
<td>480</td>
</tr>
<tr>
<td>462.libquantum</td>
<td>24</td>
<td>72.0</td>
<td>6910</td>
<td>72.2</td>
<td>6890</td>
<td>72.0</td>
<td>6910</td>
</tr>
<tr>
<td>464.h264ref</td>
<td>24</td>
<td>671</td>
<td>785</td>
<td>676</td>
<td>786</td>
<td>654</td>
<td>786</td>
</tr>
<tr>
<td>471.omnetpp</td>
<td>24</td>
<td>433</td>
<td>346</td>
<td>432</td>
<td>348</td>
<td>435</td>
<td>345</td>
</tr>
<tr>
<td>473.astar</td>
<td>24</td>
<td>448</td>
<td>376</td>
<td>451</td>
<td>373</td>
<td>450</td>
<td>374</td>
</tr>
<tr>
<td>483.xalancbmk</td>
<td>24</td>
<td>218</td>
<td>761</td>
<td>218</td>
<td>760</td>
<td>217</td>
<td>762</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

CPU performance set to HPC
Power Technology set to Custom
Processor Power State C6 set to Disabled
Energy Performance BIAS setting set to Performance
Memory RAS configuration set to Maximum Performance
Snoop Mode set to Early Snoop
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818
$Rev: 6818 $ $Date:: 2012-07-17 $$ e86d102572650a6e4d596a3cee98f191
running on rhe165 Mon Jan  5 10:52:31 2015

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name: Intel(R) Xeon(R) CPU E5-2643 v3 @ 3.40GHz
2 "physical id"s (chips)
Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2643 v3 @ 3.40GHz)

SPECint_rate2006 = 694
SPECint_rate_base2006 = 671

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

24 "processors" cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

CPU cores: 6
siblings: 12
physical 0: cores 0 1 2 3 4 5
physical 1: cores 0 1 2 3 4 5

cache size: 20480 KB

From /proc/meminfo
MemTotal: 264259840 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.5 (Santiago)

From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.5 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.5 (Santiago)

uname -a:
Linux rhel65 2.6.32-431.el6.x86_64 #1 SMP Sun Nov 10 22:19:54 EST 2013 x86_64
x86_64 x86_64 GNU/Linux

run-level 3 Jan 5 10:48

SPEC is set to: /opt/cpu2006-1.2

Additional information from dmidecode:
BIOS Cisco Systems, Inc. C240M4.2.0.3c.0.091920142008 09/19/2014
Memory:
16x 0xCE00 M393A2G40DB0-CPB 16 GB 2133 MHz 2 rank
8x NO DIMM NO DIMM

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/lib64:/opt/cpu2006-1.2/lib32:/opt/cpu2006-1.2/sh"

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB memory using RedHat EL 6.4
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
Filesystem page cache cleared with:

Continued on next page
## Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2643 v3 @ 3.40GHz)

<table>
<thead>
<tr>
<th>CPU2006 license: 9019</th>
<th>Test date: Jan-2015</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test sponsor: Cisco Systems</td>
<td>Hardware Availability: Sep-2014</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: Nov-2013</td>
</tr>
</tbody>
</table>

### SPEC CINT2006 Result

| SPECint_rate2006 = 694 | SPECint_rate_base2006 = 671 |

### General Notes (Continued)

```
echo 1>/proc/sys/vm/drop_caches
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>
```

### Base Compiler Invocation

- **C benchmarks:**
  - icc -m32

- **C++ benchmarks:**
  - icpc -m32

### Base Portability Flags

- 400.perlbench: -DSPEC_CPU_LINUX_IA32
- 462.libquantum: -DSPEC_CPU_LINUX
- 483.xalancbmk: -DSPEC_CPU_LINUX

### Base Optimization Flags

- **C benchmarks:**
  - -xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
  - -opt-mem-layout-trans=3

- **C++ benchmarks:**
  - -xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
  - -opt-mem-layout-trans=3 -W1,-z,muldefs -L/sh -lsmartheap

### Base Other Flags

- **C benchmarks:**
  - 403.gcc:-Dalloca=_alloca

### Peak Compiler Invocation

- **C benchmarks (except as noted below):**
  - icc -m32
  - 400.perlbench: icc -m64

---

Continued on next page
Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2643 v3 @ 3.40GHz)

SPECint_rate2006 = 694
SPECint_rate_base2006 = 671

Peak Compiler Invocation (Continued)

401.bzip2: icc -m64
456.hmmer: icc -m64
458.sjeng: icc -m64

C++ benchmarks:
icpc -m32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-auto-ilp32

401.bzip2: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -opt-mem-layout-trans=3

456.hmmer: -xCORE-AVX2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32

458.sjeng: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4 -auto-ilp32

462.libquantum: basepeak = yes

Continued on next page
Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2643 v3 @ 3.40GHz)

SPECint_rate2006 = 694
SPECint_rate_base2006 = 671

CPU2006 license: 9019
Test date: Jan-2015
Test sponsor: Cisco Systems
Hardware Availability: Sep-2014
Tested by: Cisco Systems
Software Availability: Nov-2013

Peak Optimization Flags (Continued)

464.h264ref: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-o3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-o3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/sh -lsmartheap

473.astar: basepeak = yes
483.xalanchmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.xml

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Originally published on 27 January 2015.