Cisco Systems

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

SPECint\_rate2006 = 842
SPECint\_rate\_base2006 = 814

Test date: Feb-2015
Hardware Availability: Sep-2014

Software

Operating System: Red Hat Enterprise Linux Server release 7.0 (Maipo)
Compiler: C/C++: Version 15.0.0.090 of Intel C++ Studio XE for Linux;
Fortran: Version 15.0.0.090 of Intel Fortran Studio XE for Linux

Auto Parallel: No
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: None

Hardware

CPU Name: Intel Xeon E5-2667 v3
CPU Characteristics: Intel Turbo Boost Technology up to 3.60 GHz
CPU MHz: 3200
FPU: Integrated
CPU(s) enabled: 16 cores, 2 chips, 8 cores/chip, 2 threads/core
CPU(s) orderable: 1,2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 20 MB I+D on chip per chip
Other Cache: None
Memory: 256 GB (16 x 16 GB 2Rx4 PC4-2133P-R)
Disk Subsystem: 1 x 300GB SAS, 15K RPM
Other Hardware: None
SPEC CINT2006 Result

Cisco Systems
Cisco UCS B200 M4 (Intel Xeon E5-2667 v3 @ 3.20GHz)

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

SPECint_rate2006 = 842
SPECint_rate_base2006 = 814

Test date: Feb-2015
Hardware Availability: Sep-2014
Software Availability: Jul-2014

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Base</td>
<td></td>
<td></td>
<td>Peak</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>400.perlbench</td>
<td>32</td>
<td>490</td>
<td>638</td>
<td><strong>492</strong></td>
<td><strong>636</strong></td>
<td>493</td>
<td>634</td>
<td>32</td>
<td><strong>405</strong></td>
<td><strong>773</strong></td>
<td>406</td>
</tr>
<tr>
<td>401.bzip2</td>
<td>32</td>
<td>771</td>
<td>401</td>
<td>775</td>
<td>398</td>
<td><strong>773</strong></td>
<td><strong>400</strong></td>
<td>32</td>
<td>740</td>
<td>417</td>
<td>743</td>
</tr>
<tr>
<td>403.gcc</td>
<td>32</td>
<td>425</td>
<td>606</td>
<td>424</td>
<td>607</td>
<td><strong>425</strong></td>
<td><strong>607</strong></td>
<td>32</td>
<td>423</td>
<td>610</td>
<td>428</td>
</tr>
<tr>
<td>429.mcf</td>
<td>32</td>
<td>272</td>
<td>1070</td>
<td><strong>273</strong></td>
<td><strong>1070</strong></td>
<td>274</td>
<td>1060</td>
<td>32</td>
<td>272</td>
<td>1070</td>
<td><strong>273</strong></td>
</tr>
<tr>
<td>445.gobmk</td>
<td>32</td>
<td>612</td>
<td>549</td>
<td>611</td>
<td>549</td>
<td><strong>611</strong></td>
<td><strong>549</strong></td>
<td>32</td>
<td>594</td>
<td>565</td>
<td>596</td>
</tr>
<tr>
<td>456.hmmer</td>
<td>32</td>
<td>247</td>
<td>1210</td>
<td>243</td>
<td>1230</td>
<td><strong>244</strong></td>
<td><strong>1220</strong></td>
<td>32</td>
<td>241</td>
<td>1240</td>
<td>242</td>
</tr>
<tr>
<td>458.sjeng</td>
<td>32</td>
<td>651</td>
<td>595</td>
<td><strong>651</strong></td>
<td><strong>595</strong></td>
<td>652</td>
<td>594</td>
<td>32</td>
<td>628</td>
<td>617</td>
<td>630</td>
</tr>
<tr>
<td>462.libquantum</td>
<td>32</td>
<td><strong>79.1</strong></td>
<td><strong>8380</strong></td>
<td>79.3</td>
<td>8370</td>
<td>79.0</td>
<td>8400</td>
<td>32</td>
<td><strong>79.1</strong></td>
<td><strong>8380</strong></td>
<td>79.3</td>
</tr>
<tr>
<td>464.h264ref</td>
<td>32</td>
<td><strong>758</strong></td>
<td><strong>935</strong></td>
<td>759</td>
<td>933</td>
<td>734</td>
<td>965</td>
<td>32</td>
<td>708</td>
<td>1000</td>
<td>719</td>
</tr>
<tr>
<td>471.omnetpp</td>
<td>32</td>
<td><strong>481</strong></td>
<td><strong>416</strong></td>
<td>481</td>
<td>416</td>
<td>477</td>
<td>419</td>
<td>32</td>
<td><strong>458</strong></td>
<td><strong>436</strong></td>
<td>459</td>
</tr>
<tr>
<td>473.astar</td>
<td>32</td>
<td>506</td>
<td>444</td>
<td>499</td>
<td>450</td>
<td><strong>505</strong></td>
<td><strong>445</strong></td>
<td>32</td>
<td>506</td>
<td>444</td>
<td>499</td>
</tr>
<tr>
<td>483.xalancbmk</td>
<td>32</td>
<td><strong>250</strong></td>
<td><strong>882</strong></td>
<td>250</td>
<td>883</td>
<td>251</td>
<td>880</td>
<td>32</td>
<td><strong>250</strong></td>
<td><strong>882</strong></td>
<td>250</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes
The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes
CPU Performance set to HPC
Power Technology set to Custom
Processor Power State C6 set to Disabled
Energy Performance BIAS setting set to Performance
Memory RAS configuration set to Maximum Performance
QPI Snoop Mode set to Early Snoop
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818
$Rev: 6818 $ $Date:: 2012-07-17 #$ e86d102572650a6e4d596a3ceee98f191
running on linux-ezi5 Wed Feb 11 21:59:15 2015

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
  model name : Intel(R) Xeon(R) CPU E5-2667 v3 @ 3.20GHz
  2 "physical id"s (chips)
Cisco Systems

Cisco UCS B200 M4 (Intel Xeon E5-2667 v3 @ 3.20GHz)

SPECint_rate2006 = 842
SPECint_rate_base2006 = 814

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Feb-2015
Hardware Availability: Sep-2014
Software Availability: Jul-2014

Platform Notes (Continued)

32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

  cpu cores : 8
  siblings : 16
  physical 0: cores 0 1 2 3 4 5 6 7
  physical 1: cores 0 1 2 3 4 5 6 7
  cache size : 20480 KB

From /proc/meminfo
  MemTotal:       264278244 kB
  HugePages_Total:       0
  Hugepagesize:       2048 kB

/usr/bin/lsb_release -d
  SUSE Linux Enterprise Server 11 (x86_64)

From /etc/*release* /etc/*version*
  SuSE-release:
    SUSE Linux Enterprise Server 11 (x86_64)
    VERSION = 11
    PATCHLEVEL = 3

uname -a:
  Linux linux-ezi5 3.0.76-0.11-default #1 SMP Fri Jun 14 08:21:43 UTC 2013
    (ccab990) x86_64 x86_64 x86_64 GNU/Linux

run-level 5 Feb 11 21:58 last=S

SPEC is set to: /opt/cpu2006-1.2

Additional information from dmidecode:
  BIOS Cisco Systems, Inc. B200M4.2.2.3d.0.111420141438 11/14/2014
  Memory:
    16x 0xCE00 M393A2G40DB0-CPB 16 GB 2133 MHz
    8x NO DIMM NO DIMM

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB
memory using RedHat EL 6.4
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled

Continued on next page
Cisco Systems
Cisco UCS B200 M4 (Intel Xeon E5-2667 v3 @ 3.20GHz)

SPECint_rate2006 = 842
SPECint_rate_base2006 = 814

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

General Notes (Continued)

Filesystem page cache cleared with:
   echo 1 >> /proc/sys/vm/drop_caches
runspec command invoked through numaclt i.e.:
   numaclt --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:
   icc -m32

C++ benchmarks:
   icpc -m32

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
   -xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
   -opt-mem-layout-trans=3

C++ benchmarks:
   -xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
   -opt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh -lsmartheap

Base Other Flags

C benchmarks:
   403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
   icc -m32

   400.perlbench: icc -m64

Continued on next page
Cisco Systems
Cisco UCS B200 M4 (Intel Xeon E5-2667 v3 @ 3.20GHz)

**SPECint_rate2006** = 842
**SPECint_rate_base2006** = 814

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

**Test date:** Feb-2015
**Hardware Availability:** Sep-2014
**Software Availability:** Jul-2014

### Peak Compiler Invocation (Continued)

401.bzip2: `icc -m64`
456.hmmer: `icc -m64`
458.sjeng: `icc -m64`

C++ benchmarks:
`icpc -m32`

### Peak Portability Flags

400.perlbench: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64`
401.bzip2: `-DSPEC_CPU_LP64`
456.hmmer: `-DSPEC_CPU_LP64`
458.sjeng: `-DSPEC_CPU_LP64`
462.libquantum: `-DSPEC_CPU_LINUX`
483.xalancbmk: `-DSPEC_CPU_LINUX`

### Peak Optimization Flags

C benchmarks:

400.perlbench: `-xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -auto-ilp32`

401.bzip2: `-xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -opt-prefetch -auto-ilp32 -ansi-alias`

403.gcc: `-xCORE-AVX2 -ipo -O3 -no-prec-div`

429.mcf: basepeak = yes

445.gobmk: `-xCORE-AVX2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -ansi-alias -opt-mem-layout-trans=3`

456.hmmer: `-xCORE-AVX2 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32`

458.sjeng: `-xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -unroll4 -auto-ilp32`

462.libquantum: basepeak = yes
Cisco Systems
Cisco UCS B200 M4 (Intel Xeon E5-2667 v3 @ 3.20GHz)

| SPECint_rate2006 = 842 |
| SPECint_rate_base2006 = 814 |

CPU2006 license: 9019
Test date: Feb-2015
Test sponsor: Cisco Systems
Hardware Availability: Sep-2014
Tested by: Cisco Systems
Software Availability: Jul-2014

Peak Optimization Flags (Continued)

464.h264ref: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-o3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-o3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/sh -lsmartheap

473.astar: basepeak = yes
483.xalanchbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.xml

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Originally published on 10 March 2015.