Huawei

Huawei XH620 V3 (Intel Xeon E5-2650 v4)

SPECfp®2006 = NC
SPECfp_base2006 = NC

CPU2006 license: 3175
Test sponsor: Huawei
Tested by: Huawei

Test date: Mar-2016
Hardware Availability: Mar-2016
Software Availability: Mar-2016

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Non-Compliant
Huawei

Huawei XH620 V3 (Intel Xeon E5-2650 v4)

| SPECfp2006 = | NC |
| SPECfp_base2006 = | NC |

CPU2006 license: 3175
Test sponsor: Huawei
Tested by: Huawei

Test date: Mar-2016
Hardware Availability: Mar-2016
Software Availability: Mar-2016

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by [SPEC CPU rule 1.3.2](http://spec.org/cpu2006/Docs/runrules.html#rule_1.3.2) and the SPEC Open Systems Group policy on [general availability](https://www.spec.org/osg/policy.html#AppendixC).

### Hardware

<table>
<thead>
<tr>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU Name:</td>
<td>Intel Xeon E5-2650 v4</td>
</tr>
<tr>
<td>CPU Characteristics:</td>
<td>Intel Turbo Boost Technology up to 2.90 GHz</td>
</tr>
<tr>
<td>CPU MHz:</td>
<td>2200</td>
</tr>
<tr>
<td>FPU:</td>
<td>Integrated</td>
</tr>
<tr>
<td>CPU(s) enabled:</td>
<td>24 cores, 2 chips, 12 cores/chip</td>
</tr>
<tr>
<td>CPU(s) orderable:</td>
<td>1.2 chip</td>
</tr>
<tr>
<td>Primary Cache:</td>
<td>32 KB I + 32 KB D on chip per core</td>
</tr>
<tr>
<td>Secondary Cache:</td>
<td>256 KB I+D on chip per core</td>
</tr>
<tr>
<td>L3 Cache:</td>
<td>30 MB I+D on chip per chip</td>
</tr>
<tr>
<td>Other Cache:</td>
<td>None</td>
</tr>
<tr>
<td>Memory:</td>
<td>256 GB (16 x 16 GB 2Rx4 PC4-2400T-R)</td>
</tr>
<tr>
<td>Disk Subsystem:</td>
<td>1 x 1000 GB SATA, 7200rpm</td>
</tr>
<tr>
<td>Other Hardware:</td>
<td>None</td>
</tr>
</tbody>
</table>

### Software

<table>
<thead>
<tr>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating System:</td>
<td>Red Hat Enterprise Linux Server release 7.0 (Maipo) 3.10.0-123.el7.x86_64</td>
</tr>
<tr>
<td>Compiler:</td>
<td>C/C++: Version 16.0.0.101 of Intel C++ Studio XE for Linux; Fortran: Version 16.0.0.101 of Intel Fortran Studio XE for Linux</td>
</tr>
<tr>
<td>Auto Parallel:</td>
<td>Yes</td>
</tr>
<tr>
<td>File System:</td>
<td>ext4</td>
</tr>
<tr>
<td>System State:</td>
<td>Run level 3 (multi-user)</td>
</tr>
<tr>
<td>Base Pointers:</td>
<td>64-bit</td>
</tr>
<tr>
<td>Peak Pointers:</td>
<td>32/64-bit</td>
</tr>
<tr>
<td>Other Software:</td>
<td>None</td>
</tr>
</tbody>
</table>
Huawei

Huawei XH620 V3 (Intel Xeon E5-2650 v4)

SPECfp2006 = NC
SPECfp_base2006 = NC

CPU2006 license: 3175
Test sponsor: Huawei
Test date: Mar-2016
Hardware Availability: Mar-2016
Tested by: Huawei
Software Availability: Mar-2016

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by <a href="http://spec.org/cpu2006/Docs/runrules.html#rule_1.3.2">SPEC CPU rule 1.3.2</a> and the SPEC Open Systems Group policy on <a href="https://www.spec.org/osg/policy.html#AppendixC">general availability</a>.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Base Seconds</th>
<th>Ratio</th>
<th>Peak Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>410.bwaves</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>416.gamess</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>433.milc</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>434.zeusmp</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>435.gromacs</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>436.cactusADM</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>444.namd</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>447.dealII</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>450.soplex</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>453.povray</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>454.calculix</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>459.GemsFDp</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>465.tonto</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>470.lbm</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>481.wrf</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS configuration:
Set Power Efficiency Mode to Custom
Set Snoop Mode to HS mode
Set Patrol Scrub to Disable
Set Hyper-Threading to Disable
Sysinfo program /spec16/config/sysinfo.rev6914
$Rev: 6914 $ $Date:: 2014-06-25 #$ e3fbb8667b5a285932ceab81e28219e1
running on localhost.localdomain Fri Jan 17 02:32:51 2014

Continued on next page
SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Platform Notes (Continued)

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo

model name : Intel(R) Xeon(R) CPU E5-2650 v4 @ 2.20GHz
2 "physical id"s (chips)
24 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 12
siblings : 12
physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13

cache size : 30720 KB

From /proc/meminfo

MemTotal: 263570408 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release*/etc/*version*

os-release:
NAME="Red Hat Enterprise Linux Server"
VERSION="7.0 (Maipo)"
ID="rhel"
ID_LIKE="fedora"
VERSION_ID="7.0"
PRETTY_NAME="Red Hat Enterprise Linux Server 7.0 (Maipo)"
ANSI_COLOR="0;31"
CPE_NAME="cpe:/o:redhat:enterprise_linux:7.0:GA:server"
redhat-release: Red Hat Enterprise Linux Server release 7.0 (Maipo)
system-release: Red Hat Enterprise Linux Server release 7.0 (Maipo)
system-release-cpe: cpe:/o:redhat:enterprise_linux:7.0:ga:server

uname -a:
Linux localhost.localdomain 3.10.0-123.el7.x86_64 #1 SMP Mon May 5 11:16:57 EDT 2014 x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 16 11:06
SPEC is set to: /spec16

Non-Compliant
SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Platform Notes (Continued)

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Insyde Corp. 7.11 02/14/2016
Memory:
8x Samsung M393A2G40EB1-CRC 16 GB 1 rank 2400 MHz
8x Samsung M393A2G40EB1-CRC 16 GB 2 rank 2400 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
KMP_AFFINITY = "granularity=fine,compact,1,0"
LD_LIBRARY_PATH = "/spec16/libs/32:/spec16/libs/64:/spec16/sh"
OMP_NUM_THREADS = "14"

Binaries compiled on a system with 1x Intel Core i5-4670K CPU + 32GB memory using RedHat EL 7.1
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled
runspec command invoked through numactl i.e.:
numactl -interleave=all runspec <etc>
The Huawei XH622 V3 and Huawei XH628 V3 and Huawei XH620 V3 are electronically equivalent.
The results have been measured on a Huawei XH620 V3 model

Base Compiler Invocation

C benchmarks:
  icc  -m64

C++ benchmarks:
  icpc  -m64
SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Base Compiler Invocation (Continued)

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
483.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -ansi-alias

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias

Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -opt-prefetch

Continued on next page
Huawei

Huawei XH620 V3 (Intel Xeon E5-2650 v4)

SPECfp2006 = NC
SPECfp_base2006 = NC

CPU2006 license: 3175
Test date: Mar-2016
Hardware Availability: Mar-2016
Test sponsor: Huawei
Software Availability: Mar-2016
Tested by: Huawei

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by <a href="http://spec.org/cpu2006/Docs/runrules.html#rule_1.3.2">SPEC CPU rule 1.3.2</a> and the SPEC Open Systems Group policy on <a href="https://www.spec.org/osg/policy.html#AppendixC">general availability</a>.

Base Optimization Flags (Continued)

Benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -ansi-alias

Peak Compile Invocation

C benchmarks:
icc -m64
C++ benchmarks:
icpc -m64
Fortran benchmarks:
ifort -m64
Benchmarks using both Fortran and C:
icc -m64 ifort -m64

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
433.milc: basepeak = yes
70.lbm: basepeak = yes
482.sphinx3: basepeak = yes

C++ benchmarks:
444.namd: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -par-num-threads=1(pass 1) -prof-use(pass 2) -fno-alias -auto-ilp32

Continued on next page
Huawei XH620 V3 (Intel Xeon E5-2650 v4) SPECfp2006 = NC

CPU2006 license: 3175
Test date: Mar-2016
Test sponsor: Huawei
Hardware Availability: Mar-2016
Tested by: Huawei
Software Availability: Mar-2016

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Peak Optimization Flags (Continued)

447.dealII: basepeak = yes
450.soplex: basepeak = yes
453.povray: -xCORE-AVX2 (pass 2) -prof-gen:threadsafe (pass 1) -ipo (pass 2) -O3 (pass 2) -no-prec-div (pass 2) -par-num-threads=1 (pass 1) -prof-use (pass 2) -unroll4 -ansi-alias

Fortran benchmarks:
410.bwaves: basepeak = yes
416.gamess: -xCORE-AVX2 (pass 1) -prof-gen:threadsafe (pass 1) -ipo (pass 2) -O3 (pass 2) -no-prec-div (pass 2) -par-num-threads=1 (pass 1) -prof-use (pass 2) -unroll2 -inline-level=0 -scalar-rep-
434.zeusmp: basepeak = yes
437.leslie3d: basepeak = yes
459.GemsFDTD: -xCORE-AVX2 (pass 2) -prof-gen:threadsafe (pass 1) -ipo (pass 2) -O3 (pass 2) -no-prec-div (pass 2) -par-num-threads=1 (pass 1) -prof-use (pass 2) -unroll2 -inline-level=0 -opt-prefetch -parallel
465.tonto: -xCORE-AVX2 (pass 2) -prof-gen:threadsafe (pass 1) -ipo (pass 2) -O3 (pass 2) -no-prec-div (pass 2) -par-num-threads=1 (pass 1) -prof-use (pass 2) -inline-calloc -opt-malloc-options=3 -auto -unroll4

Benchmarks using both Fortran and C:
435.gromacs: basepeak = yes
436.cactusADM: basepeak = yes
454.calculix: -xCORE-AVX2 -ipo -O3 -no-prec-div -auto-ilp32 -ansi-alias

Continued on next page
SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Peak Optimization Flags (Continued)

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.html
http://www.spec.org/cpu2006/flags/Huawei-Platform-Settings-BDW-V1.0.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.xml
http://www.spec.org/cpu2006/flags/Huawei-Platform-Settings-BDW-V1.0.xml

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Originally published on 7 April 2016.