**Huawei**

Huawei XH620 V3 (Intel Xeon E5-2650L v4)

<table>
<thead>
<tr>
<th>SPECfp®2006</th>
<th>NC</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECfp_base2006</td>
<td>NC</td>
</tr>
</tbody>
</table>

**CPU2006 license:** 3175  
**Test sponsor:** Huawei  
**Test date:** Mar-2016  
**Tested by:** Huawei  
**Hardware Availability:** Mar-2016  
**Software Availability:** Mar-2016

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by [SPEC CPU rule 1.3.2](http://spec.org/cpu2006/Docs/runrules.html#rule_1.3.2) and the SPEC Open Systems Group policy on [general availability](https://www.spec.org/osg/policy.html#AppendixC).

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>410.bwaves</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>416.gamess</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>433.milc</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>434.zeusmp</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>435.gromacs</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>436.cactusADM</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>444.namd</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>447.dealII</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>450.soplex</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>453.povray</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>454.calculix</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>465.tonto</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>470.lbm</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>481.wrf</td>
<td>Non-Compliant</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>Non-Compliant</td>
</tr>
</tbody>
</table>
SPEC CFP2006 Result

Huawei
Huawei XH620 V3 (Intel Xeon E5-2650L v4)

<table>
<thead>
<tr>
<th>SPECfp2006</th>
<th>NC</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECfp_base2006</td>
<td>NC</td>
</tr>
</tbody>
</table>

CPU2006 license: 3175
Test sponsor: Huawei
Tested by: Huawei

Test date: Mar-2016
Hardware Availability: Mar-2016
Software Availability: Mar-2016

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Hardware

| CPU Name: | Intel Xeon E5-2650L v4 |
| CPU Characteristics: | Intel Turbo Boost Technology up to 2.50 GHz |
| CPU MHz: | 1700 |
| FPU: | Integrated |
| CPU(s) enabled: | 28 cores, 2 chips, 14 cores/chip |
| CPU(s) orderable: | 1.2 chip |
| Primary Cache: | 32 KB I + 32 KB D on chip per core |
| Secondary Cache: | 256 KB I+D on chip per core |
| L3 Cache: | 35 MB I+D on chip per chip |
| Other Cache: | None |
| Memory: | 256 GB (16 x 16 GB 2Rx4 PC4-2400T-R) |
| Disk Subsystem: | 1 x 1000 GB SATA, 7200rpm |
| Other Hardware: | None |

Software

| Operating System: | Red Hat Enterprise Linux Server release 7.0 (Maipo) 3.10.0-123.el7.x86_64 |
| Compiler: | C/C++: Version 16.0.0.101 of Intel C++ Studio XE for Linux; Fortran: Version 16.0.0.101 of Intel Fortran Studio XE for Linux |
| Auto Parallel: | Yes |
| File System: | ext4 |
| System State: | Run level 3 (multi-user) |
| Base Pointers: | 64-bit |
| Peak Pointers: | 32/64-bit |
| Other Software: | None |
Huawei

Huawei XH620 V3 (Intel Xeon E5-2650L v4)

**SPECfp2006 = NC**

**SPECfp_base2006 = NC**

**CPU2006 license:** 3175

**Test date:** Mar-2016

**Test sponsor:** Huawei

**Hardware Availability:** Mar-2016

**Tested by:** Huawei

**Software Availability:** Mar-2016

---

**Results Table**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Base</th>
<th>Peak</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Seconds</td>
<td>Ratio</td>
</tr>
<tr>
<td>410.bwaves</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>416.gamess</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>433.milc</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>434.zeusmp</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>435.gromacs</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>436.cactusADM</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>444.namd</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>447.dealII</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>450.soplex</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>453.povray</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>454.calculix</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>465.tonto</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>470.lbm</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>481.wrf</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>NC</td>
<td>NC</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

---

**Operating System Notes**

- Stack size set to unlimited using "ulimit -s unlimited"

---

**Platform Notes**

- BIOS configuration:
  - Set Power Efficiency Mode to Custom
  - Set Snoop Mode to HS mode
  - Set Patrol Scrub to Disable
  - Set Hyper-Threading to Disable
- Sysinfo program /spec16/config/sysinfo.rev6914
- Rev: 6914 $ $Date:: 2014-06-25 #$ e3fbb8667b5a285932ceab81e28219e1
- Running on localhost.localdomain Wed Feb 26 05:35:07 2014

Continued on next page

---

Non-Compliant

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by [SPEC CPU rule 1.3.2](http://spec.org/cpu2006/Docs/runrules.html#rule_1.3.2) and the SPEC Open Systems Group policy on [general availability](https://www.spec.org/osg/policy.html#AppendixC).
**SPEC CFP2006 Result**

**Huawei**

Huawei XH620 V3 (Intel Xeon E5-2650L v4)

<table>
<thead>
<tr>
<th>SPECfp2006 =</th>
<th>NC</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECfp_base2006 =</td>
<td>NC</td>
</tr>
</tbody>
</table>

**CPU2006 license:** 3175  
**Test date:** Mar-2016  
**Test sponsor:** Huawei  
**Tested by:** Huawei  
**Hardware Availability:** Mar-2016  
**Software Availability:** Mar-2016

**SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by [SPEC CPU rule 1.3.2](http://spec.org/cpu2006/Docs/runrules.html#rule_1.3.2) and the SPEC Open Systems Group policy on [general availability](https://www.spec.org/osg/policy.html#AppendixC).**

---

**Platform Notes (Continued)**

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, set:

http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From `/proc/cpuinfo`

- **model name**: Intel(R) Xeon(R) CPU E5-2650L v4@ 1.70GHz
- **2 physical id's (chips)**
- **28 processors**
- **cpus, siblings (Caution: counting these is hw and system dependent. The following excerpts from `/proc/cpuinfo` might not be reliable. Use with caution.)**
  - cpu cores: 14
  - siblings: 14
  - physical 0: cores 0 2 3 4 5 6 8 9 10 11 12 13 14
  - physical 1: cores 0 1 3 4 5 6 7 8 9 10 11 12 13 14
- **cache size**: 35840 KB

From `/proc/meminfo`

- **MemTotal**: 263569784 kB
- **MemFree**: 184607312 kB
- **MemAvailable**: 259178060 kB
- **MemTotal64K**: 263569784 kB
- **MemFree64K**: 184607312 kB
- **MemAvailable64K**: 259178060 kB
- **Active(anon)**: 193209632 kB
- **Active(file)**: 14073344 kB
- **Dirty**: 397504 kB
- **Writeback**: 0kB
- **NodeFsFree**: 0kB
- **MemTotal deflate**: 263569784kB
- **mem_free deflate**: 184607312kB
- **MemAvailable deflate**: 259178060kB
- **MemTotal deflate**: 263569784kB
- **mem_free deflate**: 184607312kB
- **MemAvailable deflate**: 259178060kB
- **MemFree deflate**: 184607312kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvailable deflate**: 259178060kB
- **MemAvaila
Huawei

SPECfp2006 = NC
SPECfp_base2006 = NC

CPU2006 license: 3175
Test sponsor: Huawei
Tested by: Huawei

Huawei XH620 V3 (Intel Xeon E5-2650L v4)

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not generally available as required by SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Platform Notes (Continued)

Filesystem Type Size Used Avail Use% Mounted on
/dev/sda2 ext4 913G 108G 759G 13% /

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Insyde Corp. 3.12 03/03/2016
Memory:
8x Samsung M393A2G40EB1-CRC 16 GB 1 rank 2400 MHz
8x Samsung M393A2G40EB1-CRC 16 GB 2 rank 2400 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
KMP_AFFINITY = "granularity=fine,compact,1,0"
LD_LIBRARY_PATH = "/spec16/libs/32:/spec16/libs/64:/spec16/sh"
OMP_NUM_THREADS = "28"

Binaries compiled on a system with 1x Intel Core i5-4670K CPU + 32GB memory using RedHat EL 7.1
Transparent Huge Pages enabled with:
echo always >> /sys/kernel/mm/transparent_hugepage/enabled
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>
The Huawei XH622 V3 and Huawei XH628 V3 and Huawei XH620 V3 are electronically equivalent.
The results have been measured on a Huawei XH620 V3 model

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Continued on next page
SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Base Compiler Invocation (Continued)

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -opt-prefetch
-ansi-alias

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias

Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -opt-prefetch

Continued on next page
SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Base Optimization Flags (Continued)

Benchmarks using both Fortran and C:
- -xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -ansi-alias

Peak Compile Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
icc -m64 ifort -m64

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
433.milc: basepeak = yes
70.lbm: basepeak = yes
482.sphinx3: basepeak = yes

C++ benchmarks:
444.namd: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -par-num-threads=1(pass 1) -prof-use(pass 2) -fno-alias -auto-ilp32

Continued on next page
Huawei

Huawei XH620 V3 (Intel Xeon E5-2650L v4)

SPECfp2006 = NC
SPECfp_base2006 = NC

CPU2006 license: 3175
Test date: Mar-2016
Test sponsor: Huawei
Hardware Availability: Mar-2016
Tested by: Huawei
Software Availability: Mar-2016

Peak Optimization Flags (Continued)

447.dealII: basepeak = yes
450.soplex: basepeak = yes
453.povray: -xCORE-AVX2 (pass 2) -prof-gen:threadsafe (pass 1)
-ipo (pass 2) -O3 (pass 2) -no-prec-div (pass 2)
-par-num-threads=1 (pass 1) -prof-use (pass 2) -unroll4
-ansi-alias

Fortran benchmarks:
410.bwaves: basepeak = yes
416.gamess: -xCORE-AVX2 (pass 2) -prof-gen:threadsafe (pass 1)
-ipo (pass 2) -O3 (pass 2) -no-prec-div (pass 2)
-par-num-threads=1 (pass 1) -prof-use (pass 2) -unroll2
-inline-level=0 -scalar-rep-
434.zeusmp: basepeak = yes
437.leslie3d: basepeak = yes
435.gromacs: basepeak = yes
436.cactusADM: basepeak = yes
459.GemsFDTD: -xCORE-AVX2 (pass 2) -prof-gen:threadsafe (pass 1)
-ipo (pass 2) -O3 (pass 2) -no-prec-div (pass 2)
-par-num-threads=1 (pass 1) -prof-use (pass 2) -unroll2
-inline-level=0 -opt-prefetch -parallel
465.tonto: -xCORE-AVX2 (pass 2) -prof-gen:threadsafe (pass 1)
-ipo (pass 2) -O3 (pass 2) -no-prec-div (pass 2)
-par-num-threads=1 (pass 1) -prof-use (pass 2) -inline-calloc
-opt-malloc-options=3 -auto -unroll4

Benchmarks using both Fortran and C:
435.gromacs: basepeak = yes
436.cactusADM: basepeak = yes
454.calculix: -xCORE-AVX2 -ipo -O3 -no-prec-div -auto-ilp32 -ansi-alias

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Continued on next page
# SPEC CFP2006 Result

## Huawei

**Huawei XH620 V3 (Intel Xeon E5-2650L v4)**

<table>
<thead>
<tr>
<th>SPECfp2006</th>
<th>SPECfp_base2006</th>
</tr>
</thead>
<tbody>
<tr>
<td>NC</td>
<td>NC</td>
</tr>
</tbody>
</table>

**CPU2006 license:** 3175  
**Test date:** Mar-2016  
**Test sponsor:** Huawei  
**Tested by:** Huawei  
**Hardware Availability:** Mar-2016  
**Software Availability:** Mar-2016

**Peak Optimization Flags (Continued)**

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at

- [http://www.spec.org/cpu2006/flags/Huawei-Platform-Settings-BDW-V1.0.html](http://www.spec.org/cpu2006/flags/Huawei-Platform-Settings-BDW-V1.0.html)

You can also download the XML flags sources by saving the following links:

- [http://www.spec.org/cpu2006/flags/Huawei-Platform-Settings-BDW-V1.0.xml](http://www.spec.org/cpu2006/flags/Huawei-Platform-Settings-BDW-V1.0.xml)

---

**SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by <a href="http://spec.org/cpu2006/Docs/runrules.html#rule_1.3.2">SPEC CPU rule 1.3.2</a> and the SPEC Open Systems Group policy on <a href="https://www.spec.org/osg/policy.html#AppendixC">general availability</a>**.

---

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.  
Originally published on 19 April 2016.