Huawei XH628 V3 (Intel Xeon E5-2699 v4)

| SPECfp®2006 = | NC |
| SPECfp_base2006 = | NC |

CPU2006 license: 3175  
Test date: Apr-2016  
Test sponsor: Huawei  
Hardware Availability: Mar-2016  
Tested by: Huawei  
Software Availability: Aug-2015

Huawei

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Non-Compliant
SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by [SPEC CPU rule 1.3.2](http://spec.org/cpu2006/Docs/runrules.html#rule_1.3.2) and the SPEC Open Systems Group policy on [general availability](https://www.spec.org/osg/policy.html#AppendixC).

<table>
<thead>
<tr>
<th>Hardware</th>
<th>Software</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CPU Name:</strong> Intel Xeon E5-2699 v4</td>
<td><strong>Operating System:</strong> Red Hat Enterprise Linux Server release 7.0 (Maipo) 3.10.0-123.el7.x86_64</td>
</tr>
<tr>
<td><strong>CPU Characteristics:</strong> Intel Turbo Boost Technology up to 3.60 GHz</td>
<td><strong>Compiler:</strong> C/C++: Version 16.0.0.101 of Intel C++ Studio XE for Linux; Fortran: Version 16.0.0.101 of Intel Fortran Studio XE for Linux</td>
</tr>
<tr>
<td><strong>CPU MHz:</strong> 2200</td>
<td><strong>Auto Parallel:</strong> Yes</td>
</tr>
<tr>
<td><strong>FPU:</strong> Integrated</td>
<td><strong>File System:</strong> xfs</td>
</tr>
<tr>
<td><strong>CPU(s) enabled:</strong> 44 cores, 2 chips, 22 cores/chip</td>
<td><strong>System State:</strong> Run level 3 (multi-user)</td>
</tr>
<tr>
<td><strong>CPU(s) orderable:</strong> 1,2 chip</td>
<td><strong>Base Pointers:</strong> 64-bit</td>
</tr>
<tr>
<td><strong>Primary Cache:</strong> 32 KB I + 32 KB D on chip per core</td>
<td><strong>Peak Pointers:</strong> 32/64-bit</td>
</tr>
<tr>
<td><strong>Secondary Cache:</strong> 256 KB I+D on chip per core</td>
<td><strong>Other Software:</strong> None</td>
</tr>
<tr>
<td><strong>L3 Cache:</strong> 55 MB I+D on chip per chip</td>
<td><strong>Other Hardware:</strong> None</td>
</tr>
<tr>
<td><strong>Other Cache:</strong> None</td>
<td><strong>Memory:</strong> 256 GB (16 x 16 GB 2Rx4 PC4-2400T-R)</td>
</tr>
<tr>
<td><strong>Memory:</strong> 256 GB (16 x 16 GB 2Rx4 PC4-2400T-R)</td>
<td><strong>Disk Subsystem:</strong> 1 x 500 GB SATA, 7200 RPM</td>
</tr>
<tr>
<td><strong>Disk Subsystem:</strong> 1 x 500 GB SATA, 7200 RPM</td>
<td><strong>Other Hardware:</strong> None</td>
</tr>
</tbody>
</table>

Non-Compliant
SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Base Seconds</th>
<th>Base Ratio</th>
<th>Base Seconds</th>
<th>Base Ratio</th>
<th>Base Seconds</th>
<th>Base Ratio</th>
<th>Peak Seconds</th>
<th>Peak Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>410.bwaves</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>416.gamess</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>433.milc</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>434.zeusmp</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>435.gromacs</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>436.cactusADM</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>444.namd</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>447.dealII</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>450.soplex</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>453.povray</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>454.calculix</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>465.tonto</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>470.lbm</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>481.wrf</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
</tbody>
</table>

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS configuration:
Set Power Efficiency Mode to Custom
Set Snoop Mode to HS mode
Set Patrol Scrub to Disable
Set Hyper-Threading to Disable
Sysinfo program /spec16/config/sysinfo.rev6914
$Rev: 6914 $ $Date:: 2014-06-25 #$ e3fbb8667b5a285932ceab81e28219e1
running on localhost.localdomain Thu Apr 7 05:29:46 2016

Continued on next page
SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by <a href="http://spec.org/cpu2006/Docs/runrules.html#rule_1.3.2">SPEC CPU rule 1.3.2</a> and the SPEC Open Systems Group policy on <a href="https://www.spec.org/osg/policy.html#AppendixC">general availability</a>.

Platform Notes (Continued)

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo

model name : Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz
2 "physical id"s (chips)
44 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 22
siblings : 22
physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27 28
physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27 28
cache size : 56320 KB

From /proc/meminfo

MemTotal: 263567928 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release*/etc/*version*

os release:
NAME="Red Hat Enterprise Linux Server"
VERSION="7.0 (Maipo)"
ID="rhel"
ID_LIKE="fedora"
VERSION_ID="7.0"
PRETTY_NAME="Red Hat Enterprise Linux Server 7.0 (Maipo)"
ANSI_COLOR="0;31"
CPE_NAME="cpe:/o:redhat:enterprise_linux:7.0:GA:server"
redhat-release: Red Hat Enterprise Linux Server release 7.0 (Maipo)
system-release: Red Hat Enterprise Linux Server release 7.0 (Maipo)
system-release-cpe: cpe:/o:redhat:enterprise_linux:7.0:ga:server

uname -a:
Linux localhost.localdomain 3.10.0-123.el7.x86_64 #1 SMP Mon May 5 11:16:57 EDT 2014 x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Apr 7 05:28

Continued on next page
Huawei XH628 V3 (Intel Xeon E5-2699 v4)

SPECfp2006 = NC
SPECfp_base2006 = NC

CPU2006 license: 3175
Test sponsor: Huawei
Tested by: Huawei

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Platform Notes (Continued)

SPEC is set to: /spec16
Filesystem     Type  Size  Used  Avail  Use% Mounted on
/dev/sda2      xfs   449G   13G  437G   3% /
Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the DMTF SMBIOS* standard.

BIOS Insyde Corp. 3.12 03/03/2016
Memory:
8x Samsung M393A2G40EB1-CRC 16 GB 1 rank 2400 MHz
8x Samsung M393A2G40EB1-CRC 16 GB 2 rank 2400 MHz

General Notes

Environment variables set by runspec before the start of the run:
KMP_AFFINITY = "granularity=fine,compact,1,0"
LD_LIBRARY_PATH = "/spec16/libs/32:/spec16/libs/64:/spec16/sh"
OMP_NUM_THREADS = "44"

Binaries compiled on a system with 1x Intel Core i5-4670K CPU + 32GB memory using RedHat EL 7.1
Transparent huge pages enabled with:
  echo always > /sys/kernel/mm/transparent_hugepage/enabled
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>

The Huawei XH622 V3 and Huawei XH628 V3 and Huawei XH620 V3 are electronically equivalent.
The results have been measured on a Huawei XH620 V3 model.

Base Compiler Invocation

C benchmarks:
  icc  -m64

Continued on next page
## SPEC CFP2006 Result

**Huawei**

Huawei XH628 V3 (Intel Xeon E5-2699 v4)

### SPECfp2006 = NC

**SPECfp_base2006 = NC**

<table>
<thead>
<tr>
<th>CPU2006 license: 3175</th>
<th>Test date: Apr-2016</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test sponsor: Huawei</td>
<td>Hardware Availability: Mar-2016</td>
</tr>
<tr>
<td>Tested by: Huawei</td>
<td>Software Availability: Aug-2015</td>
</tr>
</tbody>
</table>

**SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by [SPEC CPU rule 1.3.2](http://spec.org/cpu2006/Docs/runrules.html#rule_1.3.2) and the SPEC Open Systems Group policy on [general availability](https://www.spec.org/osg/policy.html#AppendixC).**

### Base Compiler Invocation (Continued)

- **C++ benchmarks:**
  - icpc -m64

- **Fortran benchmarks:**
  - ifort -m64

- **Benchmarks using both Fortran and C:**
  - icc -m64 ifort -m64

### Base Portability Flags

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>410.bwaves</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>416.gamess</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>433.milc</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>434.zeusmp</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>435.gromacs</td>
<td>-DSPEC_CPU_LP64 -nofor_main</td>
</tr>
<tr>
<td>436.cactusADM</td>
<td>-DSPEC_CPU_LP64 -nofor_main</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>444.namd</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>447.dealII</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>450.soplex</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>453.povray</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>454.calculix</td>
<td>-DSPEC_CPU_LP64 -nofor_main</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>-DSPEC_CPU_LP64 -nofor_main</td>
</tr>
<tr>
<td>465.tonto</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>470.lbm</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>481.wrf</td>
<td>-DSPEC_CPU_LP64 -nofor_main</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>-DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX</td>
</tr>
</tbody>
</table>

### Base Optimization Flags

- **C benchmarks:**
  - -xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -ansi-alias

- **C++ benchmarks:**
  - -xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias

---

Continued on next page
SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by [SPEC CPU rule 1.3.2](http://spec.org/cpu2006/Docs/runrules.html#rule_1.3.2) and the SPEC Open Systems Group policy on general availability [AppendixC](https://www.spec.org/osg/policy.html#AppendixC).

### Base Optimization Flags (Continued)

- Forthran benchmarks: 
  -xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -opt-prefetch
- Benchmarks using both Fortran and C: 
  -xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -opt-prefetch
  -ansi-alias

### Peak Compiler Invocation

- C benchmarks: 
  -icc -m64
- C++ benchmarks: 
  -icpc -m64
- Fortran benchmarks: 
  -ifort -m64
- Benchmarks using both Fortran and C: 
  -icc -m64 ifort -m64

### Peak Portability Flags

Same as Base Portability Flags

### Peak Optimization Flags

- C benchmarks:
  - 43.milc: basepeak = yes
  - 470.lbm: basepeak = yes
  - 482.sphinx3: basepeak = yes
- C++ benchmarks:

---

Non-Compliant

---

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by [SPEC CPU rule 1.3.2](http://spec.org/cpu2006/Docs/runrules.html#rule_1.3.2) and the SPEC Open Systems Group policy on general availability [AppendixC](https://www.spec.org/osg/policy.html#AppendixC).
Huawei

Huawei XH628 V3 (Intel Xeon E5-2699 v4)

SPECfp2006 = NC
SPECfp_base2006 = NC

CPU2006 license: 3175
Test date: Apr-2016
Test sponsor: Huawei
Hardware Availability: Mar-2016
Tested by: Huawei
Software Availability: Aug-2015

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by the SPEC CPU rule 1.3.2 and the SPEC Open Systems Group policy on general availability.

Peak Optimization Flags (Continued)

444.namd: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -ipo-alias
-auto-ilp32

447.dealII: basepeak = yes

450.soplex: basepeak = yes

453.povray: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -unroll4
-ansi-alias

Fortran benchmarks:

410.bwaves: basepeak = yes

416.gamess: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -unroll2
-inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: basepeak = yes

459.GemsFDTD: -xCORE-AVX2(pass 2) -prof-gen:threadsave(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -unroll2
-inline-level=0 -opt-prefetch -parallel

465.tonto: -xCORE-AVX2(pass 2) -prof-gen:threadsave(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -inline-calloc
-opt-malloc-options=3 -auto -unroll4

Benchmarks using both Fortran and C:

435.gromacs: basepeak = yes

436.cactusADM: basepeak = yes

Non-Compliant
## Huawei

### Huawei XH628 V3 (Intel Xeon E5-2699 v4)

<table>
<thead>
<tr>
<th>SPECfp2006</th>
<th>SPECfp_base2006</th>
</tr>
</thead>
<tbody>
<tr>
<td>NC</td>
<td>NC</td>
</tr>
</tbody>
</table>

**CPU2006 license:** 3175  
**Test date:** Apr-2016  
**Hardware Availability:** Mar-2016  
**Test sponsor:** Huawei  
**Tested by:** Huawei  
**Software Availability:** Aug-2015

### Peak Optimization Flags (Continued)

454.calculix: -xCORE-AVX2 -ipo -O3 -no-prec-div -auto-ilp32 -ansi-alias

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at:
- [http://www.spec.org/cpu2006/flags/Huawei-Platform-Settings-BDW-V1.0.html](http://www.spec.org/cpu2006/flags/Huawei-Platform-Settings-BDW-V1.0.html)

You can also download the XML flags sources by saving the following links:
- [http://www.spec.org/cpu2006/flags/Huawei-Platform-Settings-BDW-V1.0.xml](http://www.spec.org/cpu2006/flags/Huawei-Platform-Settings-BDW-V1.0.xml)

SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the memory was not available as required by [SPEC CPU rule 1.3.2](http://spec.org/cpu2006/Docs/runrules.html#rule_1.3.2) and the SPEC CPU runup policy on [general availability](https://www.spec.org/osg/policy.html#AppendixC).

---

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.  
Originally published on 29 June 2016.