Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2667 v4 3.20 GHz)

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

CPU Name: Intel Xeon E5-2667 v4
CPU Characteristics: Intel Turbo Boost Technology up to 3.60 GHz
CPU MHz: 3200
FPU: Integrated
CPU(s) enabled: 16 cores, 2 chips, 8 cores/chip, 2 threads/core
CPU(s) orderable: 1.2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 25 MB I+D on chip per chip
Other Cache: None
Memory: 256 GB (16 x 16 GB 2Rx4 PC4-2400T-R)
Disk Subsystem: 1 x 400 GB SSD
Other Hardware: None

Hardware

Software

Operating System: SUSE Linux Enterprise Server 12 SP1 x86_64)
Compiler: CIC++: Version 16.0.0.101 of Intel C++ Studio XE for Linux
Auto Parallel: No
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 32-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V10.2

SPECint rate2006 = 930
SPECint_rate_base2006 = 886
Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2667 v4 3.20 GHz)

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>400.perlbench</td>
<td>32</td>
<td>484</td>
<td>646</td>
<td>482</td>
<td>649</td>
<td>482</td>
<td>649</td>
<td></td>
<td></td>
</tr>
<tr>
<td>401.bzip2</td>
<td>32</td>
<td>724</td>
<td>426</td>
<td>723</td>
<td>427</td>
<td>724</td>
<td>427</td>
<td></td>
<td></td>
</tr>
<tr>
<td>403.gcc</td>
<td>32</td>
<td>401</td>
<td>643</td>
<td>400</td>
<td>644</td>
<td>399</td>
<td>646</td>
<td></td>
<td></td>
</tr>
<tr>
<td>429.mcf</td>
<td>32</td>
<td>263</td>
<td>1110</td>
<td>265</td>
<td>1100</td>
<td>263</td>
<td>1110</td>
<td></td>
<td></td>
</tr>
<tr>
<td>445.gobmk</td>
<td>32</td>
<td>567</td>
<td>592</td>
<td>567</td>
<td>592</td>
<td>568</td>
<td>591</td>
<td></td>
<td></td>
</tr>
<tr>
<td>456.hmmer</td>
<td>32</td>
<td>216</td>
<td>1380</td>
<td>216</td>
<td>1380</td>
<td>216</td>
<td>1380</td>
<td></td>
<td></td>
</tr>
<tr>
<td>458.sjeng</td>
<td>32</td>
<td>635</td>
<td>610</td>
<td>635</td>
<td>609</td>
<td>635</td>
<td>609</td>
<td></td>
<td></td>
</tr>
<tr>
<td>462.libquantum</td>
<td>32</td>
<td>72.8</td>
<td>9110</td>
<td>72.7</td>
<td>9120</td>
<td>72.9</td>
<td>9090</td>
<td></td>
<td></td>
</tr>
<tr>
<td>464.h264ref</td>
<td>32</td>
<td>634</td>
<td>1120</td>
<td>634</td>
<td>1120</td>
<td>640</td>
<td>1110</td>
<td></td>
<td></td>
</tr>
<tr>
<td>471.omnetpp</td>
<td>32</td>
<td>480</td>
<td>417</td>
<td>480</td>
<td>417</td>
<td>479</td>
<td>418</td>
<td></td>
<td></td>
</tr>
<tr>
<td>473.astar</td>
<td>32</td>
<td>429</td>
<td>524</td>
<td>429</td>
<td>524</td>
<td>429</td>
<td>523</td>
<td></td>
<td></td>
</tr>
<tr>
<td>483.xalancbmk</td>
<td>32</td>
<td>206</td>
<td>1070</td>
<td>206</td>
<td>1070</td>
<td>205</td>
<td>1080</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes
The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:
CPU performance set to Enterprise
Power Technology set to Performance
Energy Performance BIAS setting set to Balanced Performance
Memory RAS configuration set to Maximum Performance
Memory Power Saving Mode set to Disabled
QPI Snoop Mode set to Cluster-on-Die
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6914
$Rev: 6914 $ $Date:: 2014-06-25 #$ e3fbb8667b5a285932ceab81e28219e1
running on linux-e3l3 Wed Jan 11 09:32:13 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-2667 v4 @ 3.20GHz
Continued on next page
Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2667 v4 3.20 GHz)

<table>
<thead>
<tr>
<th>SPECint_rate2006</th>
<th>930</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECint_rate_base2006</td>
<td>886</td>
</tr>
</tbody>
</table>

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

- 2 "physical id"s (chips)
- 32 "processors"
- cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  - cpu cores : 8
  - siblings : 16
  - physical 0: cores 0 2 3 4 8 10 11 12
  - physical 1: cores 0 2 3 4 8 10 11 12
  - cache size : 25600 KB

From /proc/meminfo
  - MemTotal: 264567948 kB
  - HugePages_Total: 0
  - Hugepagesize: 2048 kB

/usr/bin/lsb_release -d
  - SUSE Linux Enterprise Server 12 SP1

From /etc/*release* /etc/*version*
  - SuSE-release:
  - /etc/os-release:
    - NAME="SLES"
    - VERSION="12-SP1"
    - VERSION_ID="12.1"
    - PRETTY_NAME="SUSE Linux Enterprise Server 12 SP1"
    - ID="sles"
    - ANSI_COLOR="0;32"
    - CPE_NAME="cpe:/o:suse:sles:12:sp1"

uname -a:
    (8d714a0) x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 11 09:26

SPEC is set to: /home/cpu2006-1.2
  - Filesystem  Type  Size  Used Avail Use%  Mounted on
  - /dev/sda3   xfs   330G  158G  172G  48%  /home

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Continued on next page
Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2667 v4 3.20 GHz)

SPECint_rate2006 = 930
SPECint_rate_base2006 = 886

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)
BIOS Cisco Systems, Inc. C240M4.2.0.13g.0.1113162311 11/13/2016
Memory:
16x 0xCE00 M393A2G40EB1-CRC 16 GB 2 rank 2400 MHz
8x NO DIMM NO DIMM

(End of data from sysinfo program)

General Notes
Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2006-1.2/libs/32:/home/cpu2006-1.2/libs/64:/home/cpu2006-1.2/sh"

Binaries compiled on a system with 1x Intel Core i5-4670K CPU + 32GB memory using RedHat EL 7.1
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled
Filesystem page cache cleared with:
echo 1 > /proc/sys/vm/drop_caches
runspec command invoked through numactl i.e.:
umactl --interleave=all runspec <etc>

Base Compiler Invocation
C benchmarks:
  icc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin
C++ benchmarks:
  icpc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin

Base Portability Flags
400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
401.bzip2: -D_FILE_OFFSET_BITS=64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -D_FILE_OFFSET_BITS=64
458.sjeng: -D_FILE_OFFSET_BITS=64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2667 v4 3.20 GHz)

SPECint_rate2006 = 930
SPECint_rate_base2006 = 886

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jan-2017
Hardware Availability: Apr-2016
Software Availability: Dec-2015

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-opt-mem-layout-trans=3

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-opt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh -lsmartheap

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin
400.perlbench: icc -m64
401.bzip2: icc -m64
456.hmmer: icc -m64
458.sjeng: icc -m64

C++ benchmarks:
icpc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin

Peak Portability Flags

400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64
458.sjeng: -D_FILE_OFFSET_BITS=64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64
Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2667 v4 3.20 GHz)

SPECint_rate2006 = 930
SPECint_rate_base2006 = 886

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jan-2017
Hardware Availability: Apr-2016
Software Availability: Dec-2015

Peak Portability Flags (Continued)
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:
400.perlbench: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
   -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
   -par-num-threads=1(pass 1) -prof-use(pass 2) -auto-ilp32
401.bzip2: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
   -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
   -par-num-threads=1(pass 1) -prof-use(pass 2) -opt-prefetch
   -auto-ilp32 -ansi-alias
403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div
429.mcf: basepeak = yes
445.gobmk: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
   -prof-use(pass 2) -par-num-threads=1(pass 1) -ansi-alias
   -opt-mem-layout-trans=3
456.hmmer: -xCORE-AVX2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
458.sjeng: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
   -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
   -par-num-threads=1(pass 1) -prof-use(pass 2) -unroll4
   -auto-ilp32
462.libquantum: basepeak = yes
464.h264ref: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
   -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
   -par-num-threads=1(pass 1) -prof-use(pass 2) -unroll2
   -ansi-alias

C++ benchmarks:
471.omnetpp: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
   -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
   -par-num-threads=1(pass 1) -prof-use(pass 2) -ansi-alias
   -opt-ra-region-strategy=block -Wl,-z,muldefs
   -L/sh -lsmartheap
473.astar: basepeak = yes

Continued on next page
# SPEC CINT2006 Result

## Cisco Systems

**Cisco UCS C240 M4 (Intel Xeon E5-2667 v4 3.20 GHz)**

<table>
<thead>
<tr>
<th>CPU2006 license</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test sponsor</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by</td>
<td>Cisco Systems</td>
</tr>
</tbody>
</table>

**SPECint_rate2006 = 930**

**SPECint_rate_base2006 = 886**

**Test date:** Jan-2017  
**Hardware Availability:** Apr-2016  
**Software Availability:** Dec-2015

### Peak Optimization Flags (Continued)

483.xalancbmk: basepeak = yes

### Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at:


You can also download the XML flags sources by saving the following links:

- http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.xml
- http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revE.xml

---

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.  