Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2637 v4 3.50 GHz)

COPYRIGHT AND TRADEMARKS
Copyright © 2006-2017 Standard Performance Evaluation Corporation. All rights reserved. SPEC® and the SPEC logo are registered trademarks of the Standard Performance Evaluation Corporation. SPEC benchmarks are protected intellectual properties of SPEC. Use of the SPEC benchmarks is subject to the terms of the SPEC license agreement. See info@spec.org for more information.

SPEC® CINT2006 Result
Cisco Systems

SPECint®_rate2006 = 497
SPECint_rate_base2006 = 473

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Hardware
CPU Name: Intel Xeon E5-2637 v4
CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz
CPU MHz: 3500
FPU: Integrated
CPU(s) enabled: 8 cores, 2 chips, 4 cores/chip, 2 threads/core
CPU(s) orderable: 1.2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 15 MB I+D on chip per chip
Other Cache: None
Memory: 256 GB (16 x 16 GB 2Rx4 PC4-2400T-R)
Disk Subsystem: 1 x 400 GB SSD
Other Hardware: None

Operating System: SUSE Linux Enterprise Server 12 SP1 (x86_64) 3.12.49-11-default
Compiler: C/C++: Version 16.0.0.101 of Intel C++ Studio XE for Linux
Auto Parallel: No
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 32-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V10.2

Software

Software Availability: Apr-2016
Hardware Availability: Apr-2016
Test date: Jan-2017

Tests:
400.perlbench
401.bzip2
403.gcc
429.mcf
445.gobmk
456.hmmer
458.sjeng
462.libquantum
464.h264ref
471.omnetpp
473.astar
483.xalancbmk

Graphs:

SPECint_rate2006 = 497
SPECint_rate_base2006 = 473
Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2637 v4 3.50 GHz)

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

SPEC_CINT2006 Result
Copyright 2006-2017 Standard Performance Evaluation Corporation

SPECint_rate2006 = 497
SPECint_rate_base2006 = 473

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>400.perlbench</td>
<td>16</td>
<td>468</td>
<td>334</td>
<td>472</td>
<td>331</td>
<td>468</td>
<td>334</td>
<td>16</td>
<td>382</td>
<td>409</td>
<td>383</td>
<td>408</td>
<td>380</td>
<td>411</td>
</tr>
<tr>
<td>401.bzip2</td>
<td>16</td>
<td>669</td>
<td>231</td>
<td>669</td>
<td>231</td>
<td>668</td>
<td>231</td>
<td>16</td>
<td>648</td>
<td>238</td>
<td>647</td>
<td>239</td>
<td>647</td>
<td>239</td>
</tr>
<tr>
<td>403.gcc</td>
<td>16</td>
<td>366</td>
<td>352</td>
<td>367</td>
<td>351</td>
<td>365</td>
<td>352</td>
<td>16</td>
<td>365</td>
<td>353</td>
<td>365</td>
<td>353</td>
<td>363</td>
<td>355</td>
</tr>
<tr>
<td>429.mcf</td>
<td>16</td>
<td>240</td>
<td>607</td>
<td>239</td>
<td>611</td>
<td>239</td>
<td>611</td>
<td>16</td>
<td>240</td>
<td>607</td>
<td>239</td>
<td>611</td>
<td>239</td>
<td>611</td>
</tr>
<tr>
<td>445.gobmk</td>
<td>16</td>
<td>551</td>
<td>304</td>
<td>551</td>
<td>304</td>
<td>552</td>
<td>304</td>
<td>16</td>
<td>541</td>
<td>310</td>
<td>542</td>
<td>310</td>
<td>542</td>
<td>310</td>
</tr>
<tr>
<td>456.hmmer</td>
<td>16</td>
<td>207</td>
<td>723</td>
<td>207</td>
<td>722</td>
<td>206</td>
<td>725</td>
<td>16</td>
<td>168</td>
<td>891</td>
<td>168</td>
<td>890</td>
<td>168</td>
<td>889</td>
</tr>
<tr>
<td>458.sjeng</td>
<td>16</td>
<td>614</td>
<td>315</td>
<td>617</td>
<td>314</td>
<td>612</td>
<td>317</td>
<td>16</td>
<td>582</td>
<td>333</td>
<td>582</td>
<td>333</td>
<td>581</td>
<td>333</td>
</tr>
<tr>
<td>462.libquantum</td>
<td>16</td>
<td>70.1</td>
<td>4730</td>
<td>70.1</td>
<td>4730</td>
<td>70.1</td>
<td>4730</td>
<td>16</td>
<td>70.1</td>
<td>4730</td>
<td>70.1</td>
<td>4730</td>
<td>70.1</td>
<td>4730</td>
</tr>
<tr>
<td>464.h264ref</td>
<td>16</td>
<td>608</td>
<td>582</td>
<td>609</td>
<td>582</td>
<td>609</td>
<td>582</td>
<td>16</td>
<td>602</td>
<td>588</td>
<td>600</td>
<td>591</td>
<td>604</td>
<td>586</td>
</tr>
<tr>
<td>471.onmnetpp</td>
<td>16</td>
<td>437</td>
<td>229</td>
<td>436</td>
<td>229</td>
<td>436</td>
<td>229</td>
<td>16</td>
<td>409</td>
<td>244</td>
<td>409</td>
<td>245</td>
<td>409</td>
<td>245</td>
</tr>
<tr>
<td>473.astar</td>
<td>16</td>
<td>393</td>
<td>286</td>
<td>392</td>
<td>287</td>
<td>392</td>
<td>286</td>
<td>16</td>
<td>393</td>
<td>286</td>
<td>392</td>
<td>287</td>
<td>392</td>
<td>286</td>
</tr>
<tr>
<td>483.xalancbmk</td>
<td>16</td>
<td>181</td>
<td>609</td>
<td>181</td>
<td>609</td>
<td>182</td>
<td>607</td>
<td>16</td>
<td>181</td>
<td>609</td>
<td>181</td>
<td>609</td>
<td>182</td>
<td>607</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes
The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:
CPU performance set to Enterprise
Power Technology set to Performance
Energy Performance BIAS setting set to Balanced Performance
Memory RAS configuration set to Maximum Performance
Memory Power Saving Mode set to Disabled
QPI Snoo Mode set to Cluster-on-Die
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6914
$Rev: 6914 $ $Date:: 2014-06-25 $s e3fbb8667b5a285932ceab81e8219e1
running on linux-e3l3 Thu Jan 19 18:21:07 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-2637 v4 @ 3.50GHz
Continued on next page
Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2637 v4 3.50 GHz)

SPECint_rate2006 = 497
SPECint_rate_base2006 = 473

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

2 "physical id"s (chips)
16 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
cautions.)
cpu cores : 4
siblings : 8
physical 0: cores 0 1 2 3
physical 1: cores 0 1 2 3
cache size : 15360 KB

From /proc/meminfo
MemTotal: 264569616 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP1

From /etc/*release*/etc/*version*
SuSE-release:
  VERSION = 12
  PATCHLEVEL = 1
  # This file is deprecated and will be removed in a future service pack or
  # release.
  # Please check /etc/os-release for details about this release.
  os-release:
    NAME="SLES"
    VERSION="12-SP1"
    VERSION_ID="12.1"
    PRETTY_NAME="SUSE Linux Enterprise Server 12 SP1"
    ID="sles"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:12:sp1"

uname -a:
(8d714a0) x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 18 22:07

SPEC is set to: /home/cpu2006-1.2

Filesystem  Type  Size  Used Avail Use% Mounted on
/dev/sda3   xfs   330G  13G  317G   4% /home

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program
reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to
hardware, firmware, and the "DMTF SMBIOS" standard.

Continued on next page
Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2637 v4 3.50 GHz)

SPECint_rate2006 = 497
SPECint_rate_base2006 = 473

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)
BIOS Cisco Systems, Inc. C240M4.2.0.13g.0.1113162311 11/13/2016
Memory:
16x 0xCE00 M393A2G40EB1-CRC 16 GB 2 rank 2400 MHz
8x NO DIMM NO DIMM

(End of data from sysinfo program)

General Notes
Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "~/home/cpu2006-1.2/libs/32:/home/cpu2006-1.2/libs/64:/home/cpu2006-1.2/sh"

Binaries compiled on a system with 1x Intel Core i5-4670K CPU + 32GB memory using RedHat EL 7.1
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled
Filesystem page cache cleared with:
echo 1 > /proc/sys/vm/drop_caches
runspec command invoked through numactl i.e.:
umactl --interleave=all runspec <etc>

Base Compiler Invocation
C benchmarks:
icc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin
C++ benchmarks:
icpc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin

Base Portability Flags
400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
401.bzip2: -D_FILE_OFFSET_BITS=64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -D_FILE_OFFSET_BITS=64
458.sjeng: -D_FILE_OFFSET_BITS=64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
SPEC CINT2006 Result

Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2637 v4 3.50 GHz)

SPECint_rate2006 = 497
SPECint_rate_base2006 = 473

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-opt-mem-layout-trans=3

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-opt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh -lsmartheap

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin

400.perlbench: icc -m64
401.bzip2: icc -m64
456.hmmer: icc -m64
458.sjeng: icc -m64

C++ benchmarks:
icpc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin

Peak Portability Flags

400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64
458.sjeng: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64

Continued on next page
Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2637 v4 3.50 GHz)

SPECint_rate2006 = 497
SPECint_rate_base2006 = 473

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jan-2017
Hardware Availability: Apr-2016
Software Availability: Dec-2015

Peak Portability Flags (Continued)
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:
400.perlbench: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -auto-ilp32

401.bzip2: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -opt-prefetch
-auto-ilp32 -ansi-alias

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-prof-use(pass 2) -par-num-threads=1(pass 1) -ansi-alias
-opt-mem-layout-trans=3

456.hmmer: -xCORE-AVX2 -ipo -O3 -no-prec-div -unroll4 -auto-ilp32

458.sjeng: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -unroll4
-auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -unroll2
-ansi-alias

C++ benchmarks:
471.omnetpp: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -ansi-alias
-opt-ra-region-strategy=block -Wl,-z,muldefs
-L/sh -lsmartheap

473.astar: basepeak = yes

Continued on next page
Cisco Systems
Cisco UCS C240 M4 (Intel Xeon E5-2637 v4 3.50 GHz)

SPECint_rate2006 = 497
SPECint_rate_base2006 = 473

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jan-2017
Hardware Availability: Apr-2016
Software Availability: Dec-2015

Peak Optimization Flags (Continued)

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revE.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revE.xml

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.