Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5118, 2.30GHz)

SPECint\_rate2006 = 1190
SPECint\_rate\_base2006 = 1120

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Hardware

<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU Name</td>
<td>Intel Xeon Gold 5118</td>
</tr>
<tr>
<td>CPU Characteristics</td>
<td>Intel Turbo Boost Technology up to 3.20 GHz</td>
</tr>
<tr>
<td>CPU MHZ</td>
<td>2300</td>
</tr>
<tr>
<td>FPU</td>
<td>Integrated</td>
</tr>
<tr>
<td>CPU(s) enabled</td>
<td>24 cores, 2 chips, 12 cores/chip, 2 threads/core</td>
</tr>
<tr>
<td>CPU(s) orderable</td>
<td>1.2 chips</td>
</tr>
<tr>
<td>Primary Cache</td>
<td>32 KB I + 32 KB D on chip per core</td>
</tr>
<tr>
<td>Secondary Cache</td>
<td>1 MB I+D on chip per core</td>
</tr>
<tr>
<td>L3 Cache</td>
<td>16.5 MB I+D on chip per chip</td>
</tr>
<tr>
<td>Memory</td>
<td>384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2400 MHz)</td>
</tr>
<tr>
<td>Disk Subsystem</td>
<td>1 x 300 GB SAS 15K RPM</td>
</tr>
</tbody>
</table>

Software

<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating System</td>
<td>SUSE Linux Enterprise Server 12 SP2 (x86_64)</td>
</tr>
<tr>
<td>Compiler</td>
<td>C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux</td>
</tr>
<tr>
<td>Auto Parallel</td>
<td>Yes</td>
</tr>
<tr>
<td>File System</td>
<td>xfs</td>
</tr>
<tr>
<td>System State</td>
<td>Run level 3 (multi-user)</td>
</tr>
<tr>
<td>Base Pointers</td>
<td>32-bit</td>
</tr>
<tr>
<td>Peak Pointers</td>
<td>32/64-bit</td>
</tr>
<tr>
<td>Other Software</td>
<td>Microquill SmartHeap V10.2</td>
</tr>
</tbody>
</table>

SPECint\_rate\_base2006 = 1120

SPECint\_rate2006 = 1190
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5118, 2.30GHz)

**SPEC CINT2006 Result**

| SPECint_rate2006 = | 1190 |
| SPECint_rate_base2006 = | 1120 |

**CPU2006 license:** 9019  
**Test sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test date:** Aug-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Apr-2017

---

### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>400.perlbench</td>
<td>48</td>
<td>585</td>
<td>802</td>
<td>582</td>
<td>806</td>
<td>587</td>
<td>800</td>
<td>48</td>
<td>464</td>
<td>1010</td>
<td>464</td>
<td>1010</td>
<td>464</td>
<td>1010</td>
</tr>
<tr>
<td>401.bzip2</td>
<td>48</td>
<td>958</td>
<td>483</td>
<td>956</td>
<td>485</td>
<td>978</td>
<td>474</td>
<td>48</td>
<td>915</td>
<td>506</td>
<td>910</td>
<td>509</td>
<td>917</td>
<td>505</td>
</tr>
<tr>
<td>403.gcc</td>
<td>48</td>
<td>470</td>
<td>822</td>
<td>467</td>
<td>828</td>
<td>470</td>
<td>823</td>
<td>48</td>
<td>467</td>
<td>828</td>
<td>466</td>
<td>829</td>
<td>465</td>
<td>830</td>
</tr>
<tr>
<td>429.mcf</td>
<td>48</td>
<td>272</td>
<td>1610</td>
<td>270</td>
<td>1620</td>
<td>272</td>
<td>1610</td>
<td>48</td>
<td>272</td>
<td>1610</td>
<td>270</td>
<td>1620</td>
<td>272</td>
<td>1610</td>
</tr>
<tr>
<td>445.gobmk</td>
<td>48</td>
<td>819</td>
<td>614</td>
<td>818</td>
<td>616</td>
<td>819</td>
<td>615</td>
<td>48</td>
<td>819</td>
<td>615</td>
<td>820</td>
<td>614</td>
<td>820</td>
<td>614</td>
</tr>
<tr>
<td>456.hmmer</td>
<td>48</td>
<td>282</td>
<td>1590</td>
<td>283</td>
<td>1580</td>
<td>283</td>
<td>1580</td>
<td>48</td>
<td>220</td>
<td>2040</td>
<td>220</td>
<td>2040</td>
<td>220</td>
<td>2030</td>
</tr>
<tr>
<td>458.sjeng</td>
<td>48</td>
<td>872</td>
<td>666</td>
<td>871</td>
<td>667</td>
<td>872</td>
<td>666</td>
<td>48</td>
<td>811</td>
<td>716</td>
<td>811</td>
<td>716</td>
<td>812</td>
<td>716</td>
</tr>
<tr>
<td>462.libquantum</td>
<td>48</td>
<td>55.8</td>
<td>17800</td>
<td>55.9</td>
<td>17800</td>
<td>55.8</td>
<td>17800</td>
<td>48</td>
<td>55.8</td>
<td>17800</td>
<td>55.9</td>
<td>17800</td>
<td>55.8</td>
<td>17800</td>
</tr>
<tr>
<td>464.h264ref</td>
<td>48</td>
<td>958</td>
<td>1110</td>
<td>948</td>
<td>1120</td>
<td>946</td>
<td>1120</td>
<td>48</td>
<td>920</td>
<td>1150</td>
<td>896</td>
<td>1190</td>
<td>911</td>
<td>1170</td>
</tr>
<tr>
<td>471.omnetpp</td>
<td>48</td>
<td>487</td>
<td>617</td>
<td>488</td>
<td>615</td>
<td>486</td>
<td>618</td>
<td>48</td>
<td>446</td>
<td>672</td>
<td>447</td>
<td>671</td>
<td>446</td>
<td>673</td>
</tr>
<tr>
<td>473.astar</td>
<td>48</td>
<td>514</td>
<td>656</td>
<td>512</td>
<td>658</td>
<td>513</td>
<td>657</td>
<td>48</td>
<td>514</td>
<td>656</td>
<td>512</td>
<td>658</td>
<td>513</td>
<td>657</td>
</tr>
<tr>
<td>483.xalancbmk</td>
<td>48</td>
<td>232</td>
<td>1430</td>
<td>233</td>
<td>1420</td>
<td>232</td>
<td>1430</td>
<td>48</td>
<td>232</td>
<td>1430</td>
<td>233</td>
<td>1420</td>
<td>232</td>
<td>1430</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

---

### Submit Notes

The `numactl` mechanism was used to bind copies to processors. The config file option 'submit' was used to generate `numactl` commands to bind each copy to a specific processor. For details, please see the config file.

---

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

---

### Platform Notes

**BIOS Settings:**  
Intel HyperThreading Technology set to Enabled  
CPU performance set to Enterprise  
Power Performance Tuning set to OS  
SNC set to Enabled  
IMC Interleaving set to 1-way Interleave  
Patrol Scrub set to Disabled  
Sysinfo program `/home/cpu2006-1.2/config/sysinfo.rev6993`  
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)  

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:  
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From `/proc/cpuinfo`  
model name : Intel(R) Xeon(R) Gold 5118 CPU @ 2.30GHz  
Continued on next page
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5118, 2.30GHz)

SPECint_rate2006 = 1190
SPECint_rate_base2006 = 1120

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

2 "physical id"s (chips)
48 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 12
siblings : 24
physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13

cache size : 16896 KB

From /proc/meminfo
MemTotal: 394863764 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP2

From /etc/*release*/etc/*version*
SuSE-release:
    SUSE Linux Enterprise Server 12 (x86_64)
    VERSION = 12
    PATCHLEVEL = 2
    # This file is deprecated and will be removed in a future service pack or
    release.
    # Please check /etc/os-release for details about this release.
    os-release:
        NAME="SLES"
        VERSION="12-SP2"
        VERSION_ID="12.2"
        PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
        ID="sles"
        ANSI_COLOR="0;32"
        CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
    (946f67) x86_64 x86_64 x86_64 GNU/Linux

    run-level 3 Aug 7 12:19
    SPEC is set to: /home/cpu2006-1.2
    Filesystem Type Size Used Avail Use% Mounted on
    /dev/sda3 xfs 182G 19G 163G 11% /home

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program
reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to
hardware, firmware, and the "DMTF SMBIOS" standard.

Continued on next page
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5118, 2.30GHz)

SPECint_rate2006 = 1190
SPECint_rate_base2006 = 1120

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

BIOS Cisco Systems, Inc. C240M5.3.1.1d.0.0615170707 06/15/2017
Memory:
24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz, configured at 2400 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled
Filesystem page cache cleared with:
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run
runspec command invoked through numactl i.e.:
umactl --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:
icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

C++ benchmarks:
icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

Base Portability Flags

400.perlb基准: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
401.bzip2: -D_FILE_OFFSET_BITS=64
403.gee: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -D_FILE_OFFSET_BITS=64
458.sjeng: -D_FILE_OFFSET_BITS=64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5118, 2.30GHz)

SPECint_rate2006 = 1190
SPECint_rate_base2006 = 1120

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-qopt-mem-layout-trans=3

C++ benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-qopt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh10.2 -lsmartheap

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
   icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

400.perlbench: icc -m64
401.bzip2: icc -m64
456.hmmer: icc -m64
458.sjeng: icc -m64

C++ benchmarks:
icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSETBITS=64
473.astar: -D_FILE_OFFSETBITS=64

Continued on next page
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5118, 2.30GHz)

SPECint_rate2006 = 1190
SPECint_rate_base2006 = 1120

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Peak Portability Flags (Continued)

483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -auto-ilp32 -qopt-mem-layout-trans=3

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-prefetch -auto-ilp32
-qopt-mem-layout-trans=3

403.gcc: -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3

429.mcf: basepeak = yes

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-mem-layout-trans=3

456.hmmer: -xCORE-AVX512 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
-qopt-mem-layout-trans=3

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -auto-ilp32
-qopt-mem-layout-trans=3

462.libquantum: basepeak = yes

464.h264ref: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -qopt-mem-layout-trans=3

C++ benchmarks:

471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2)
-qopt-ra-region-strategy=block
-qopt-mem-layout-trans=3 -W1,-z,muldefs
-L/sh10.2 -lsmartheap

Continued on next page
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5118, 2.30GHz)

SPECint_rate2006 = 1190
SPECint_rate_base2006 = 1120

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Peak Optimization Flags (Continued)

473.astar: basepeak = yes
483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Originally published on 22 August 2017.