Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 6152 2.10GHz)

SPECfp®2006 = 146
SPECfp_base2006 = 139

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Hardware
CPU Name: Intel Xeon Gold 6152
CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz
CPU MHz: 2100
FPU: Integrated
CPU(s) enabled: 88 cores, 4 chips, 22 cores/chip
CPU(s) orderable: 2.4 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 1 MB I+D on chip per core

Software
Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
Auto Parallel: Yes
File System: xfs
System State: Run level 3 (multi-user)
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 6152 2.10GHz)

SPECfp2006 = 146
SPECfp_base2006 = 139

CPU2006 license: 9019
Test sponsor: Cisco Systems
Test date: Aug-2017
Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Baseline Performance:
- L3 Cache: 30.25 MB I+D on chip per chip
- Other Cache: None
- Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)
- Disk Subsystem: 1 x 600 GB SAS HDD, 10K RPM
- Other Hardware: None
- Base Pointers: 64-bit
- Peak Pointers: 32/64-bit
- Other Software: None

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>410.bwaves</td>
<td>7.57</td>
<td>1800</td>
<td>7.51</td>
<td>1810</td>
<td>7.54</td>
<td>1800</td>
<td>7.57</td>
<td>1800</td>
<td>7.51</td>
<td>1810</td>
</tr>
<tr>
<td>416.gamess</td>
<td>405</td>
<td>48.4</td>
<td>405</td>
<td>48.4</td>
<td>405</td>
<td>48.3</td>
<td>378</td>
<td>51.8</td>
<td>378</td>
<td>51.8</td>
</tr>
<tr>
<td>433.milc</td>
<td>119</td>
<td>77.3</td>
<td>119</td>
<td>77.4</td>
<td>116</td>
<td>78.9</td>
<td>119</td>
<td>77.3</td>
<td>119</td>
<td>77.4</td>
</tr>
<tr>
<td>434.zeusmp</td>
<td>50.9</td>
<td>179</td>
<td>48.8</td>
<td>186</td>
<td>52.0</td>
<td>175</td>
<td>50.9</td>
<td>179</td>
<td>48.8</td>
<td>186</td>
</tr>
<tr>
<td>435.gromacs</td>
<td>163</td>
<td>43.8</td>
<td>164</td>
<td>43.6</td>
<td>163</td>
<td>43.8</td>
<td>163</td>
<td>43.8</td>
<td>161</td>
<td>43.8</td>
</tr>
<tr>
<td>436.cactusADM</td>
<td>8.92</td>
<td>1340</td>
<td>9.02</td>
<td>1320</td>
<td>9.10</td>
<td>1310</td>
<td>8.92</td>
<td>1340</td>
<td>9.02</td>
<td>1320</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>24.1</td>
<td>390</td>
<td>23.9</td>
<td>393</td>
<td>24.3</td>
<td>387</td>
<td>24.1</td>
<td>390</td>
<td>23.9</td>
<td>393</td>
</tr>
<tr>
<td>444.namd</td>
<td>225</td>
<td>35.7</td>
<td>225</td>
<td>35.7</td>
<td>225</td>
<td>35.7</td>
<td>219</td>
<td>36.6</td>
<td>219</td>
<td>36.5</td>
</tr>
<tr>
<td>447.dealII</td>
<td>156</td>
<td>73.2</td>
<td>157</td>
<td>72.9</td>
<td>157</td>
<td>73.0</td>
<td>156</td>
<td>73.2</td>
<td>157</td>
<td>72.9</td>
</tr>
<tr>
<td>450.soplex</td>
<td>158</td>
<td>52.9</td>
<td>160</td>
<td>52.2</td>
<td>159</td>
<td>52.3</td>
<td>158</td>
<td>52.9</td>
<td>160</td>
<td>52.2</td>
</tr>
<tr>
<td>453.povray</td>
<td>76.8</td>
<td>69.2</td>
<td>76.5</td>
<td>69.5</td>
<td>76.3</td>
<td>69.7</td>
<td>67.3</td>
<td>79.1</td>
<td>67.4</td>
<td>79.0</td>
</tr>
<tr>
<td>454.calculix</td>
<td>116</td>
<td>71.4</td>
<td>116</td>
<td>71.1</td>
<td>117</td>
<td>70.8</td>
<td>107</td>
<td>77.2</td>
<td>107</td>
<td>77.2</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>79.2</td>
<td>134</td>
<td>79.4</td>
<td>134</td>
<td>79.4</td>
<td>134</td>
<td>69.5</td>
<td>153</td>
<td>72.1</td>
<td>147</td>
</tr>
<tr>
<td>465.tonto</td>
<td>251</td>
<td>39.2</td>
<td>231</td>
<td>42.5</td>
<td>220</td>
<td>44.7</td>
<td>148</td>
<td>66.5</td>
<td>148</td>
<td>66.5</td>
</tr>
<tr>
<td>470.lbm</td>
<td>4.46</td>
<td>3080</td>
<td>4.37</td>
<td>3150</td>
<td>4.65</td>
<td>2960</td>
<td>4.46</td>
<td>3080</td>
<td>4.37</td>
<td>3150</td>
</tr>
<tr>
<td>481.wrf</td>
<td>85.0</td>
<td>131</td>
<td>84.2</td>
<td>133</td>
<td>83.9</td>
<td>133</td>
<td>85.0</td>
<td>131</td>
<td>84.2</td>
<td>133</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>306</td>
<td>63.7</td>
<td>306</td>
<td>63.7</td>
<td>307</td>
<td>63.5</td>
<td>306</td>
<td>63.7</td>
<td>306</td>
<td>63.7</td>
</tr>
</tbody>
</table>

Notes:
- Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes
- Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes
- BIOS Settings:
  - Intel HyperThreading Technology set to Disabled
  - CPU performance set to Enterprise
  - Power Performance Tuning set to OS
  - SNC set to Disabled
  - IMC Interleaving set to Auto
  - Patrol Scrub set to Disabled
  - Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
  - Revision 6993 of 2015-11-06 (b5e8d4b4e51ed28d7f98696cbe290c1)
  - running on linux-nvug Sat Aug 12 11:25:42 2017

Continued on next page
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 6152
2.10GHz)

SPECfp2006 = 146
SPECfp_base2006 = 139

Platform Notes (Continued)

This section contains SUT (System Under Test) info as seen by
some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6152 CPU @ 2.10GHz
 4 "physical id"s (chips)
 88 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
cautions.)
cpu cores : 22
siblings : 22
physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19
20 21 24 25 26 27 28
physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19
20 21 24 25 26 27 28
physical 2: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19
20 21 24 25 26 27 28
physical 3: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19
20 21 24 25 26 27 28
cache size : 30976 KB

From /proc/meminfo
MemTotal: 791193152 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME=cpe:/o:suse:sles:12:sp2"
uname -a:
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
run-level 3 Aug 12 11:23

Continued on next page
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 6152 2.10GHz)

SPECfp2006 = 146
SPECfp_base2006 = 139

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

SPEC is set to: /home/cpu2006-1.2
Filesystem     Type  Size  Used Avail Use% Mounted on
/dev/sda2      xfs   644G   96G  549G  15% /

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C480M5.3.1.0.248.0518171057 05/18/2017
Memory:
48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "*/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"
OMP_NUM_THREADS = "88"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64

Continued on next page
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 6152 2.10GHz)

SPECfp2006 = 146
SPECfp_base2006 = 139

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Base Portability Flags (Continued)

433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64 -nofor_main
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

Benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

Peak Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
icc -m64 ifort -m64
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 6152 2.10GHz)

SPECfp2006 = 146
SPECfp_base2006 = 139

CPU2006 license: 9019
Test sponsor: Cisco Systems
Test date: Aug-2017
Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
433.milc: basepeak = yes
470.lbm: basepeak = yes
482.sphinx3: basepeak = yes

C++ benchmarks:
444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -fno-alias -auto-ilp32

447.dealII: basepeak = yes
450.soplex: basepeak = yes
453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -ansi-alias

Fortran benchmarks:
410.bwaves: basepeak = yes
416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes
437.leslie3d: basepeak = yes
459.GemsFDTD: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -qopt-prefetch -parallel

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -inline-calloc -qopt-malloc-options=3
-auto -unroll4

Continued on next page
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 6152 2.10GHz)

<table>
<thead>
<tr>
<th>CPU2006 license:</th>
<th>9019</th>
<th>Test sponsor:</th>
<th>Cisco Systems</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
<td>Test date:</td>
<td>Aug-2017</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Aug-2017</td>
<td>Software Availability:</td>
<td>Apr-2017</td>
</tr>
</tbody>
</table>

**SPECfp2006 = 146**
**SPECfp_base2006 = 139**

### Peak Optimization Flags (Continued)

Benchmarks using both Fortran and C:

- 435.gromacs: basepeak = yes
- 436.cactusADM: basepeak = yes
- 454.calculix: -xCORE-AVX2 -ipo -O3 -no-prec-div -auto-ilp32
- 481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at:

http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml