Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp®2006 = 140
SPECfp_base2006 = 136

Hardware
CPU Name: Intel Xeon Gold 6132
CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz
CPU MHz: 2600
FPU: Integrated
CPU(s) enabled: 28 cores, 2 chips, 14 cores/chip
CPU(s) orderable: 1.2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 1 MB I+D on chip per core

Software
Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
             Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
Auto Parallel: Yes
File System: xfs
System State: Run level 3 (multi-user)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6132, 2.60GHz)

**SPECfp2006 = 140**
**SPECfp_base2006 = 136**

**CPU2006 license:** 9019  
**Test sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  

| L3 Cache: 19.25 MB I+D on chip per chip | Base Pointers: 64-bit |
| Other Cache: None | Peak Pointers: 32/64-bit |
| Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R) | Other Software: None |
| Disk Subsystem: 1 x 800 GB SSD SAS |  |
| Other Hardware: None |  |

**Results Table**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>410.bwaves</td>
<td>14.2</td>
<td>957</td>
<td>14.3</td>
<td>953</td>
<td>14.3</td>
<td>948</td>
<td>14.2</td>
<td>957</td>
<td>14.3</td>
<td>953</td>
</tr>
<tr>
<td>416.gamess</td>
<td>470</td>
<td>41.7</td>
<td>471</td>
<td>41.6</td>
<td>470</td>
<td>41.7</td>
<td>441</td>
<td>44.4</td>
<td>440</td>
<td>44.5</td>
</tr>
<tr>
<td>433.milc</td>
<td>124</td>
<td>73.8</td>
<td>123</td>
<td>74.4</td>
<td>124</td>
<td>72.4</td>
<td>124</td>
<td>73.8</td>
<td>123</td>
<td>74.4</td>
</tr>
<tr>
<td>434.zeusmp</td>
<td>34.5</td>
<td>264</td>
<td>34.8</td>
<td>261</td>
<td>34.5</td>
<td>264</td>
<td>34.5</td>
<td>264</td>
<td>34.5</td>
<td>264</td>
</tr>
<tr>
<td>435.gromacs</td>
<td>128</td>
<td>55.8</td>
<td>128</td>
<td>55.8</td>
<td>128</td>
<td>55.9</td>
<td>128</td>
<td>55.8</td>
<td>128</td>
<td>55.9</td>
</tr>
<tr>
<td>436.cactusADM</td>
<td>9.02</td>
<td>1320</td>
<td>8.91</td>
<td>1340</td>
<td>8.97</td>
<td>1330</td>
<td>9.02</td>
<td>1320</td>
<td>8.91</td>
<td>1340</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>19.8</td>
<td>474</td>
<td>20.0</td>
<td>470</td>
<td>20.8</td>
<td>451</td>
<td>19.8</td>
<td>474</td>
<td>20.0</td>
<td>470</td>
</tr>
<tr>
<td>444.namd</td>
<td>254</td>
<td>31.6</td>
<td>254</td>
<td>31.6</td>
<td>254</td>
<td>31.6</td>
<td>247</td>
<td>32.5</td>
<td>247</td>
<td>32.5</td>
</tr>
<tr>
<td>447.dealII</td>
<td>176</td>
<td>65.0</td>
<td>176</td>
<td>64.9</td>
<td>176</td>
<td>64.9</td>
<td>176</td>
<td>65.0</td>
<td>176</td>
<td>64.9</td>
</tr>
<tr>
<td>450.soplex</td>
<td>185</td>
<td>45.0</td>
<td>186</td>
<td>44.9</td>
<td>186</td>
<td>44.9</td>
<td>185</td>
<td>45.0</td>
<td>186</td>
<td>44.9</td>
</tr>
<tr>
<td>453.povray</td>
<td>85.3</td>
<td>62.4</td>
<td>85.3</td>
<td>62.4</td>
<td>85.3</td>
<td>62.4</td>
<td>85.3</td>
<td>62.4</td>
<td>75.5</td>
<td>70.4</td>
</tr>
<tr>
<td>454.calculix</td>
<td>127</td>
<td>65.0</td>
<td>127</td>
<td>64.7</td>
<td>127</td>
<td>64.8</td>
<td>129</td>
<td>64.1</td>
<td>128</td>
<td>64.2</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>34.8</td>
<td>305</td>
<td>34.7</td>
<td>306</td>
<td>34.8</td>
<td>305</td>
<td>28.9</td>
<td>367</td>
<td>29.0</td>
<td>365</td>
</tr>
<tr>
<td>465.tonto</td>
<td>209</td>
<td>47.1</td>
<td>210</td>
<td>46.9</td>
<td>210</td>
<td>47.0</td>
<td>180</td>
<td>54.6</td>
<td>180</td>
<td>54.7</td>
</tr>
<tr>
<td>470.lbm</td>
<td>10.1</td>
<td>1350</td>
<td>10.1</td>
<td>1360</td>
<td>10.2</td>
<td>1350</td>
<td>10.1</td>
<td>1350</td>
<td>10.1</td>
<td>1360</td>
</tr>
<tr>
<td>481.wrf</td>
<td>86.1</td>
<td>130</td>
<td>86.5</td>
<td>129</td>
<td>87.1</td>
<td>128</td>
<td>86.1</td>
<td>130</td>
<td>86.5</td>
<td>129</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>269</td>
<td>72.3</td>
<td>268</td>
<td>72.6</td>
<td>269</td>
<td>72.6</td>
<td>269</td>
<td>72.3</td>
<td>268</td>
<td>72.6</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

**Operating System Notes**

Stack size set to unlimited using "ulimit -s unlimited"

**Platform Notes**

**BIOS Settings:**
- Intel HyperThreading Technology set to Disabled
- CPU performance set to Enterprise
- Power Performance Tuning set to OS
- SNC set to Disabled
- IMC Interleaving set to Auto
- Patrol Scrub set to Disabled

Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
running on linux-0s5q Sat Aug 26 04:38:14 2017

Continued on next page
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp2006 = 140
SPECfp_base2006 = 136

CPU2006 license: 9019
Test sponsor: Cisco Systems
Test date: Aug-2017
Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6132 CPU @ 2.60GHz
2 "physical id"s (chips)
28 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 14
siblings : 14
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
cache size : 19712 KB

From /proc/meminfo
MemTotal: 394864876 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
Linux linux-0s5q 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Aug 26 04:35

SPEC is set to: /opt/cpu2006-1.2
Filesystem Type Size Used Avail Use% Mounted on
/dev/sdb2 xfs 700G 60G 640G 9% /

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program
Continued on next page
Platform Notes (Continued)

reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to
hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M5.3.1.1d.0.0615170707 06/15/2017
Memory:
24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/opt/intel/lib/ia32:/opt/intel/lib/intel64:/opt/cpu2006-1.2/sh10.2"
OMP_NUM_THREADS = "28"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled

Base Compiler Invocation

C benchmarks:
  icc -m64

C++ benchmarks:
  icpc -m64

Fortran benchmarks:
  ifort -m64

Benchmarks using both Fortran and C:
  icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
  -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64 -nofor_main
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64

Continued on next page
SPEC CFP2006 Result

Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp2006 = 140
SPECfp_base2006 = 136

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Base Portability Flags (Continued)

447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks: 
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

Benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

Peak Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
icc -m64 ifort -m64

Peak Portability Flags

Same as Base Portability Flags
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp2006 = 140
SPECfp_base2006 = 136

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Aug-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes
470.lbm: basepeak = yes
482.sphinx3: basepeak = yes

C++ benchmarks:

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -fno-alias -auto-ilp32

447.dealII: basepeak = yes
450.soplex: basepeak = yes
453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -ansi-alias

Fortran benchmarks:

410.bwaves: basepeak = yes
416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes
437.leslie3d: basepeak = yes

459.GemsFDTD: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -qopt-prefetch -parallel

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -inline-callv -qopt-malloc-options=3
-auto -unroll4

Benchmarks using both Fortran and C:

435.gromacs: basepeak = yes
436.cactusADM: basepeak = yes
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp2006 = 140
SPECfp_base2006 = 136

CPU2006 license: 9019
Test date: Aug-2017

Test sponsor: Cisco Systems
Hardware Availability: Aug-2017

Tested by: Cisco Systems
Software Availability: Apr-2017

Peak Optimization Flags (Continued)

454.calculix: -xCORE-AVX2 -ipo -O3 -no-prec-div -auto-ilp32

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Originally published on 19 September 2017.