Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5115, 2.40GHz)

<table>
<thead>
<tr>
<th>SPECint_rate2006</th>
<th>1050</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECint_rate_base2006</td>
<td>998</td>
</tr>
</tbody>
</table>

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Sep-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>40</td>
<td>40</td>
<td>872</td>
<td>733</td>
<td>463</td>
<td>441</td>
<td>731</td>
<td>725</td>
<td>1460</td>
<td>621</td>
<td>627</td>
<td>701</td>
<td>674</td>
<td>12250</td>
</tr>
<tr>
<td>40</td>
<td>40</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>40</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Hardware**

<table>
<thead>
<tr>
<th>CPU Name:</th>
<th>Intel Xeon Gold 5115</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU Characteristics:</td>
<td>Intel Turbo Boost Technology up to 3.20 GHz</td>
</tr>
<tr>
<td>CPU MHz:</td>
<td>2400</td>
</tr>
<tr>
<td>FPU:</td>
<td>Integrated</td>
</tr>
<tr>
<td>CPU(s) enabled:</td>
<td>20 cores, 2 chips, 10 cores/chip, 2 threads/core</td>
</tr>
<tr>
<td>CPU(s) orderable:</td>
<td>1,2 chips</td>
</tr>
<tr>
<td>Primary Cache:</td>
<td>32 KB I + 32 KB D on chip per core</td>
</tr>
<tr>
<td>Secondary Cache:</td>
<td>1 MB I+D on chip per core</td>
</tr>
<tr>
<td>L3 Cache:</td>
<td>13.75 MB I+D on chip per chip</td>
</tr>
<tr>
<td>Other Cache:</td>
<td>None</td>
</tr>
<tr>
<td>Memory:</td>
<td>384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2400 MHz)</td>
</tr>
<tr>
<td>Disk Subsystem:</td>
<td>1 x 480 GB SSD SAS</td>
</tr>
<tr>
<td>Other Hardware:</td>
<td>None</td>
</tr>
</tbody>
</table>

**Software**

<table>
<thead>
<tr>
<th>Operating System:</th>
<th>SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default</th>
</tr>
</thead>
<tbody>
<tr>
<td>Compiler:</td>
<td>C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux</td>
</tr>
<tr>
<td>Auto Parallel:</td>
<td>Yes</td>
</tr>
<tr>
<td>File System:</td>
<td>xfs</td>
</tr>
<tr>
<td>System State:</td>
<td>Run level 3 (multi-user)</td>
</tr>
<tr>
<td>Base Pointers:</td>
<td>32-bit</td>
</tr>
<tr>
<td>Peak Pointers:</td>
<td>32/64-bit</td>
</tr>
<tr>
<td>Other Software:</td>
<td>Microquill SmartHeap V10.2</td>
</tr>
</tbody>
</table>
### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copy</th>
<th>Seconds Base</th>
<th>Ratio</th>
<th>Seconds Peak</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>perlbench</td>
<td>40</td>
<td>533</td>
<td>733</td>
<td>537</td>
<td>728</td>
</tr>
<tr>
<td>bzip2</td>
<td>40</td>
<td>875</td>
<td>441</td>
<td>872</td>
<td>443</td>
</tr>
<tr>
<td>gcc</td>
<td>40</td>
<td>444</td>
<td>725</td>
<td>445</td>
<td>724</td>
</tr>
<tr>
<td>mcf</td>
<td>40</td>
<td>251</td>
<td>1450</td>
<td>250</td>
<td>1460</td>
</tr>
<tr>
<td>gobmk</td>
<td>40</td>
<td>669</td>
<td>627</td>
<td>670</td>
<td>627</td>
</tr>
<tr>
<td>hammer</td>
<td>40</td>
<td>244</td>
<td>1530</td>
<td>246</td>
<td>1520</td>
</tr>
<tr>
<td>sjeng</td>
<td>40</td>
<td>718</td>
<td>674</td>
<td>718</td>
<td>674</td>
</tr>
<tr>
<td>libquantum</td>
<td>40</td>
<td>80.9</td>
<td>10200</td>
<td>80.9</td>
<td>10200</td>
</tr>
<tr>
<td>h264ref</td>
<td>40</td>
<td>763</td>
<td>1160</td>
<td>768</td>
<td>1150</td>
</tr>
<tr>
<td>onetpp</td>
<td>40</td>
<td>486</td>
<td>515</td>
<td>483</td>
<td>518</td>
</tr>
<tr>
<td>astar</td>
<td>40</td>
<td>484</td>
<td>580</td>
<td>487</td>
<td>576</td>
</tr>
<tr>
<td>salancbmk</td>
<td>40</td>
<td>220</td>
<td>1250</td>
<td>220</td>
<td>1250</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

### Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

### Platform Notes

BIOS Settings:
- Intel HyperThreading Technology set to Enabled
- CPU performance set to Enterprise
- Power Performance Tuning set to OS
- SNC set to Enabled
- IMC Interleaving set to 1-way Interleave
- Patrol Scrub set to Disabled

Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
runtime on linux-j64x Sun Sep 3 10:33:52 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 5115 CPU @ 2.40GHz

Continued on next page
Cisco Systems  
Cisco UCS C240 M5 (Intel Xeon Gold 5115, 2.40GHz)  

SPECint_rate2006 = 1050  
SPECint_rate_base2006 = 998  

CPU2006 license: 9019  
Test sponsor: Cisco Systems  
Tested by: Cisco Systems  

Platform Notes (Continued)  

2 "physical id"s (chips)  
40 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
cpu cores : 10  
siblings : 20  
physical 0: cores 0 1 2 3 4 8 9 10 11 12  
physical 1: cores 0 1 2 3 4 8 9 10 11 12  
cache size : 14080 KB  

From /proc/meminfo  
MemTotal: 394864304 kB  
HugePages_Total: 0  
Hugepagesize: 2048 kB  

/usr/bin/lsb_release -d  
SUSE Linux Enterprise Server 12 SP2  

From /etc/*release* /etc/*version*  
SuSE-release:  
SUSE Linux Enterprise Server 12 (x86_64)  
VERSION = 12  
PATCHLEVEL = 2  
# This file is deprecated and will be removed in a future service pack or release.  
# Please check /etc/os-release for details about this release.  

os-release:  
NAME="SLES"  
VERSION="12-SP2"  
VERSION_ID="12.2"  
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"  
ID="sles"  
ANSI_COLOR="0;32"  
CPE_NAME="cpe:/o:suse:sles:12:sp2"  

uname -a:  
Linux linux-j64x 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016  
(9464f67) x86_64 x86_64 x86_64 GNU/Linux  

run-level 3 Sep 3 10:24  

SPEC is set to: /home/cpu2006-1.2  
Filesystem Type Size Used Avail Use% Mounted on  
/dev/sdb7 xfs 416G 19G 398G 5% /home  

Additional information from dmidecode:  

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.  

Continued on next page
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5115, 2.40GHz)

SPECint_rate2006 = 1050
SPECint_rate_base2006 = 998

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Sep-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

BIOS Cisco Systems, Inc. C240M5.3.1.1d.0.0615170707 06/15/2017

Memory:
24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz, configured at 2400 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "~/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled
Filesystem page cache cleared with:
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run
runcspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:
icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

C++ benchmarks:
icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

Base Portability Flags

400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
401.bzip2: -D_FILE_OFFSET_BITS=64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -D_FILE_OFFSET_BITS=64
458.sjeng: -D_FILE_OFFSET_BITS=64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5115, 2.40GHz)

SPEClnt_rate2006 = 1050
SPEClnt_rate_base2006 = 998

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Sep-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-qopt-mem-layout-trans=3

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-qopt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh10.2 -lsmartheap

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

400.perlbench: icc -m64
401.bzip2: icc -m64
456.hmmer: icc -m64
458.sjeng: icc -m64

C++ benchmarks:
icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64

Continued on next page
Cisco UCS C240 M5 (Intel Xeon Gold 5115, 2.40GHz)

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Sep-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Peak Portability Flags (Continued)

483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2) -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -auto-ilp32 -qopt-mem-layout-trans=3

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2) -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -qopt-prefetch -auto-ilp32 -qopt-mem-layout-trans=3

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=3

429.mcf: basepeak = yes

C++ benchmarks:

471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2) -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -qopt-ra-region-strategy=block -qopt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh10.2 -lsmartheap

Continued on next page
Cisco UCS C240 M5 (Intel Xeon Gold 5115, 2.40GHz)  

SPECint_rate2006 = 1050  
SPECint_rate_base2006 = 998

CPU2006 license: 9019  
Test sponsor: Cisco Systems  
Tested by: Cisco Systems

Test date: Sep-2017  
Hardware Availability: Aug-2017  
Software Availability: Apr-2017

Peak Optimization Flags (Continued)

473.astar: basepeak = yes
483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml