# SPEC® CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6142 2.60GHz)

SPECint®_rate2006 = 3540

SPECint_rate_base2006 = 3360

**CPU2006 license:** 9019
**Test sponsor:** Cisco Systems
**Tested by:** Cisco Systems

**Test date:** Aug-2017
**Hardware Availability:** Aug-2017
**Software Availability:** Apr-2017




### Hardware

| | |
|---|---|
| CPU Name: | Intel Xeon Gold 6142 |
| CPU Characteristics: | Intel Turbo Boost Technology up to 3.70 GHz |
| CPU MHz: | 2600 |
| FPU: | Integrated |
| CPU(s) enabled: | 64 cores, 4 chips, 16 cores/chip, 2 threads/core |
| CPU(s) orderable: | 2,4 chips |
| Primary Cache: | 32 KB I + 32 KB D on chip per core |
| Secondary Cache: | 1 MB I+D on chip per core |
| L3 Cache: | 22 MB I+D on chip per chip |
| Other Cache: | None |
| Memory: | 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R) |
| Disk Subsystem: | 1 x 1 TB SAS HDD, 7.2K RPM |
| Other Hardware: | None |

### Software

| | |
|---|---|
| Operating System: | SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default |
| Compiler: | C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux |
| Auto Parallel: | Yes |
| File System: | xfs |
| System State: | Run level 3 (multi-user) |
| Base Pointers: | 32-bit |
| Peak Pointers: | 32/64-bit |
| Other Software: | Microquill SmartHeap V10.2 |

# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6142 2.60GHz)

SPECint_rate2006 = 3540

SPECint_rate_base2006 = 3360

**CPU2006 license:** 9019
**Test sponsor:** Cisco Systems
**Tested by:** Cisco Systems

**Test date:** Aug-2017
**Hardware Availability:** Aug-2017
**Software Availability:** Apr-2017

## Results Table

| Benchmark | Base | | | | | | | Peak | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | Copies | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio | Copies | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio |
| 400.perlbench | 128 | 502 | 2490 | 503 | 2490 | **502** | **2490** | 128 | 420 | 2980 | 419 | 2980 | **420** | **2980** |
| 401.bzip2 | 128 | 833 | 1480 | **837** | **1480** | 839 | 1470 | 128 | 794 | 1560 | 801 | 1540 | **794** | **1560** |
| 403.gcc | 128 | 437 | 2360 | **436** | **2360** | 434 | 2370 | 128 | 434 | 2370 | 433 | 2380 | **434** | **2370** |
| 429.mcf | 128 | **257** | **4540** | 257 | 4550 | 258 | 4520 | 128 | **257** | **4540** | 257 | 4550 | 258 | 4520 |
| 445.gobmk | 128 | **651** | **2060** | 652 | 2060 | 650 | 2060 | 128 | 653 | 2060 | 651 | 2060 | **652** | **2060** |
| 456.hmmer | 128 | 260 | 4600 | 258 | 4630 | **259** | **4600** | 128 | 212 | 5640 | **212** | **5630** | 212 | 5620 |
| 458.sjeng | 128 | 699 | 2210 | 700 | 2210 | **699** | **2210** | 128 | 651 | 2380 | **651** | **2380** | 649 | 2380 |
| 462.libquantum | 128 | **48.5** | **54700** | 48.5 | 54700 | 48.6 | 54600 | 128 | **48.5** | **54700** | 48.5 | 54700 | 48.6 | 54600 |
| 464.h264ref | 128 | 750 | 3780 | **758** | **3740** | 759 | 3730 | 128 | 731 | 3880 | **727** | **3900** | 726 | 3900 |
| 471.omnetpp | 128 | 474 | 1690 | **475** | **1690** | 475 | 1680 | 128 | **439** | **1820** | 440 | 1820 | 437 | 1830 |
| 473.astar | 128 | 483 | 1860 | 482 | 1860 | **483** | **1860** | 128 | 483 | 1860 | 482 | 1860 | **483** | **1860** |
| 483.xalancbmk | 128 | 229 | 3860 | **228** | **3870** | 228 | 3870 | 128 | 229 | 3860 | **228** | **3870** | 228 | 3870 |

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

```
The numactl mechanism was used to bind copies to processors. The config file option 'submit'
was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.
```

## Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

## Platform Notes

```
BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
 Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
 Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
 running on linux-p0v5 Fri Aug 25 03:54:17 2017

 This section contains SUT (System Under Test) info as seen by
 some common utilities.  To remove or add to this section, see:
   http://www.spec.org/cpu2006/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
```

Continued on next page

## Platform Notes (Continued)

```
      4 "physical id"s (chips)
      128 "processors"
   cores, siblings (Caution: counting these is hw and system dependent.  The
   following excerpts from /proc/cpuinfo might not be reliable.  Use with
   caution.)
      cpu cores : 16
      siblings  : 32
      physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
      physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
      physical 2: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
      physical 3: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
   cache size : 22528 KB

From /proc/meminfo
   MemTotal:       791191800 kB
   HugePages_Total:       0
   Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
   SuSE-release:
      SUSE Linux Enterprise Server 12 (x86_64)
      VERSION = 12
      PATCHLEVEL = 2
      # This file is deprecated and will be removed in a future service pack or
      release.
      # Please check /etc/os-release for details about this release.
   os-release:
      NAME="SLES"
      VERSION="12-SP2"
      VERSION_ID="12.2"
      PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
      ID="sles"
      ANSI_COLOR="0;32"
      CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
   Linux linux-p0v5 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
   (9464f67) x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Aug 24 10:58

SPEC is set to: /home/cpu2006-1.2
   Filesystem     Type  Size  Used Avail Use% Mounted on
   /dev/sda1      xfs   930G   11G  920G   2% /
Additional information from dmidecode:

   Warning: Use caution when you interpret this section. The 'dmidecode' program
   reads system data which is "intended to allow hardware to be accurately
   determined", but the intent may not be met, as there are frequent changes to
   hardware, firmware, and the "DMTF SMBIOS" standard.

  BIOS Cisco Systems, Inc. C480M5.3.1.0.248.0518171057 05/18/2017
```

Continued on next page

## Platform Notes (Continued)

```
      Memory:
       48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

    (End of data from sysinfo program)
```

## General Notes

```
 Environment variables set by runspec before the start of the run:
 LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

  Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
  memory using Redhat Enterprise Linux 7.2
  Transparent Huge Pages enabled with:
  echo always > /sys/kernel/mm/transparent_hugepage/enabled
  Filesystem page cache cleared with:
  shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run
  runspec command invoked through numactl i.e.:
  numactl --interleave=all runspec <etc>
```

## Base Compiler Invocation

C benchmarks:

```
icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

C++ benchmarks:

```
icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

## Base Portability Flags

```
400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
  401.bzip2: -D_FILE_OFFSET_BITS=64
    403.gcc: -D_FILE_OFFSET_BITS=64
    429.mcf: -D_FILE_OFFSET_BITS=64
  445.gobmk: -D_FILE_OFFSET_BITS=64
  456.hmmer: -D_FILE_OFFSET_BITS=64
  458.sjeng: -D_FILE_OFFSET_BITS=64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
  464.h264ref: -D_FILE_OFFSET_BITS=64
  471.omnetpp: -D_FILE_OFFSET_BITS=64
    473.astar: -D_FILE_OFFSET_BITS=64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
```

## Base Optimization Flags

C benchmarks:
```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-qopt-mem-layout-trans=3
```

C++ benchmarks:
```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-qopt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh10.2 -lsmartheap
```

## Base Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

## Peak Compiler Invocation

C benchmarks (except as noted below):
```
icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

400.perlbench: `icc -m64`

401.bzip2: `icc -m64`

456.hmmer: `icc -m64`

458.sjeng: `icc -m64`

C++ benchmarks:
```
icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

## Peak Portability Flags

400.perlbench: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64`
401.bzip2: `-DSPEC_CPU_LP64`
403.gcc: `-D_FILE_OFFSET_BITS=64`
429.mcf: `-D_FILE_OFFSET_BITS=64`
445.gobmk: `-D_FILE_OFFSET_BITS=64`
456.hmmer: `-DSPEC_CPU_LP64`
458.sjeng: `-DSPEC_CPU_LP64`
462.libquantum: `-D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX`
464.h264ref: `-D_FILE_OFFSET_BITS=64`
471.omnetpp: `-D_FILE_OFFSET_BITS=64`
473.astar: `-D_FILE_OFFSET_BITS=64`

Continued on next page

## Peak Portability Flags (Continued)

483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

## Peak Optimization Flags

C benchmarks:

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2) -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -auto-ilp32 -qopt-mem-layout-trans=3

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2) -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -qopt-prefetch -auto-ilp32 -qopt-mem-layout-trans=3

403.gcc: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=3

429.mcf: basepeak = yes

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2) -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -qopt-mem-layout-trans=3

456.hmmer: -xCORE-AVX512 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32 -qopt-mem-layout-trans=3

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2) -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -unroll4 -auto-ilp32 -qopt-mem-layout-trans=3

462.libquantum: basepeak = yes

464.h264ref: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2) -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -unroll2 -qopt-mem-layout-trans=3

C++ benchmarks:

471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512(pass 2) -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -qopt-ra-region-strategy=block -qopt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh10.2 -lsmartheap

Continued on next page

## Peak Optimization Flags (Continued)

473.astar: `basepeak = yes`

483.xalancbmk: `basepeak = yes`

## Peak Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

The flags files that were used to format this result can be browsed at
`http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html`
`http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html`

You can also download the XML flags sources by saving the following links:
`http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml`
`http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml`


SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.


For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Wed Sep 20 11:05:22 2017 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 19 September 2017.