Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 5115, 2.40GHz)

CPU2006 license: 9019  
Test sponsor: Cisco Systems  
Tested by: Cisco Systems  

CPU Name: Intel Xeon Gold 5115  
CPU Characteristics: Intel Turbo Boost Technology up to 3.20 GHz  
CPU MHz: 2400  
FPU: Integrated  
CPU(s) enabled: 40 cores, 4 chips, 10 cores/chip  
CPU(s) orderable: 2,4 chips  
Primary Cache: 32 KB I + 32 KB D on chip per core  
Secondary Cache: 1 MB I+D on chip per core  

SPECfp®2006 = 130  
SPECfp_base2006 = 124

Software
Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64)  
Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux; Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux

Auto Parallel: Yes  
File System: xfs  
System State: Run level 3 (multi-user)

Hardware

Software

Continued on next page
Cisco UCS C480 M5 (Intel Xeon Gold 5115, 2.40GHz)

**CPU2006 license:** 9019  
**Test sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  

L3 Cache: 13.75 MB I+D on chip per chip  
Other Cache: None  
Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R, running at 2400 MHz)  
Disk Subsystem: 1 x 600 GB SAS HDD, 10K RPM  
Other Hardware: None  

Base Pointers: 64-bit  
Peak Pointers: 32/64-bit  
Other Software: None

---

**Results Table**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>410.bwaves</td>
<td>10.4</td>
<td>1300</td>
<td>10.4</td>
<td>1310</td>
<td>10.5</td>
<td>1300</td>
<td><strong>10.4</strong></td>
<td>1300</td>
<td>10.4</td>
<td>1310</td>
</tr>
<tr>
<td>416.gamess</td>
<td>472</td>
<td>41.5</td>
<td>471</td>
<td>41.5</td>
<td>472</td>
<td>41.5</td>
<td>438</td>
<td>44.7</td>
<td>438</td>
<td>44.8</td>
</tr>
<tr>
<td>433.milc</td>
<td>133</td>
<td>69.0</td>
<td>133</td>
<td>69.2</td>
<td>134</td>
<td>68.6</td>
<td><strong>133</strong></td>
<td><strong>69.0</strong></td>
<td>133</td>
<td>69.2</td>
</tr>
<tr>
<td>434.zeusmp</td>
<td>54.8</td>
<td>166</td>
<td><strong>55.9</strong></td>
<td><strong>163</strong></td>
<td>54.8</td>
<td>166</td>
<td>54.8</td>
<td>166</td>
<td><strong>55.9</strong></td>
<td><strong>163</strong></td>
</tr>
<tr>
<td>435.gromacs</td>
<td>154</td>
<td><strong>46.5</strong></td>
<td>154</td>
<td>46.5</td>
<td>153</td>
<td>46.6</td>
<td><strong>154</strong></td>
<td><strong>46.5</strong></td>
<td>154</td>
<td>46.5</td>
</tr>
<tr>
<td>436.cactusADM</td>
<td>10.2</td>
<td>1170</td>
<td>10.4</td>
<td>1150</td>
<td><strong>10.3</strong></td>
<td><strong>1160</strong></td>
<td>10.2</td>
<td>1170</td>
<td>10.4</td>
<td>1150</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>27.0</td>
<td><strong>349</strong></td>
<td>27.1</td>
<td>347</td>
<td>26.9</td>
<td>349</td>
<td><strong>27.0</strong></td>
<td><strong>349</strong></td>
<td>27.1</td>
<td>347</td>
</tr>
<tr>
<td>444.namd</td>
<td>260</td>
<td>30.8</td>
<td>260</td>
<td>30.9</td>
<td><strong>260</strong></td>
<td><strong>30.9</strong></td>
<td>254</td>
<td>31.6</td>
<td>254</td>
<td>31.6</td>
</tr>
<tr>
<td>447.dealII</td>
<td><strong>181</strong></td>
<td><strong>63.3</strong></td>
<td>181</td>
<td>63.1</td>
<td>181</td>
<td>63.3</td>
<td><strong>181</strong></td>
<td><strong>63.3</strong></td>
<td>181</td>
<td>63.1</td>
</tr>
<tr>
<td>450.soplex</td>
<td>197</td>
<td>42.4</td>
<td>196</td>
<td>42.5</td>
<td><strong>196</strong></td>
<td><strong>42.5</strong></td>
<td>197</td>
<td>42.4</td>
<td>196</td>
<td>42.5</td>
</tr>
<tr>
<td>453.povray</td>
<td><strong>88.5</strong></td>
<td><strong>60.1</strong></td>
<td>88.6</td>
<td>60.1</td>
<td>88.2</td>
<td>60.3</td>
<td><strong>77.8</strong></td>
<td><strong>68.4</strong></td>
<td>77.6</td>
<td>68.6</td>
</tr>
<tr>
<td>454.casciix</td>
<td>131</td>
<td>63.2</td>
<td>131</td>
<td><strong>63.1</strong></td>
<td>131</td>
<td>63.1</td>
<td>124</td>
<td>66.4</td>
<td>125</td>
<td>66.1</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td><strong>58.9</strong></td>
<td><strong>180</strong></td>
<td>58.0</td>
<td>183</td>
<td>59.8</td>
<td>177</td>
<td>51.5</td>
<td>206</td>
<td>50.5</td>
<td><strong>210</strong></td>
</tr>
<tr>
<td>465.tonto</td>
<td>231</td>
<td>42.6</td>
<td>228</td>
<td>43.2</td>
<td><strong>229</strong></td>
<td><strong>43.0</strong></td>
<td><strong>171</strong></td>
<td><strong>57.6</strong></td>
<td>171</td>
<td>57.5</td>
</tr>
<tr>
<td>470.lbm</td>
<td>6.48</td>
<td>2120</td>
<td><strong>6.46</strong></td>
<td><strong>2130</strong></td>
<td>6.44</td>
<td>2130</td>
<td>6.48</td>
<td>2120</td>
<td><strong>6.46</strong></td>
<td><strong>2130</strong></td>
</tr>
<tr>
<td>481.wrf</td>
<td>102</td>
<td>109</td>
<td><strong>100</strong></td>
<td><strong>112</strong></td>
<td>100</td>
<td>112</td>
<td>102</td>
<td>109</td>
<td><strong>100</strong></td>
<td><strong>112</strong></td>
</tr>
<tr>
<td>482.sphinx3</td>
<td><strong>313</strong></td>
<td><strong>62.2</strong></td>
<td>312</td>
<td>62.5</td>
<td>313</td>
<td>62.2</td>
<td><strong>313</strong></td>
<td><strong>62.2</strong></td>
<td>312</td>
<td>62.5</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

---

**Operating System Notes**

Stack size set to unlimited using "ulimit -s unlimited"

---

**Platform Notes**

BIOS Settings:
- Intel HyperThreading Technology set to Disabled
- CPU performance set to Enterprise
- Power Performance Tuning set to OS
- SNC set to Disabled
- IMC Interleaving set to Auto
- Patrol Scrub set to Disabled
- Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6993
- Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)

Continued on next page
Platform Notes (Continued)

running on linux-wjnw Sat Sep 9 11:43:27 2017

This section contains SUT (System Under Test) info as seen by
some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 5115 CPU @ 2.40GHz
  4 "physical id"s (chips)
  40 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 10
siblings : 10
physical 0: cores 0 1 2 3 4 8 9 10 11 12
physical 1: cores 0 1 2 3 4 8 9 10 11 12
physical 2: cores 0 1 2 3 4 8 9 10 11 12
physical 3: cores 0 1 2 3 4 8 9 10 11 12
cache size : 14080 KB

From /proc/meminfo
MemTotal:       791191608 kB
HugePages_Total:       0
Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or
  # release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
(9464f67) x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Sep 9 11:39

SPEC is set to: /opt/cpu2006-1.2

Filesystem     Type  Size  Used Avail Use% Mounted on
/dev/sda2      xfs  321G  119G  203G  37% /
Cisco Systems  
Cisco UCS C480 M5 (Intel Xeon Gold 5115, 2.40GHz)

SPECfp2006 = 130  
SPECfp_base2006 = 124

CPU2006 license: 9019  
Test sponsor: Cisco Systems  
Test date: Sep-2017

Tested by: Cisco Systems  
Hardware Availability: Aug-2017  
Software Availability: Apr-2017

Platform Notes (Continued)

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C480M5.3.1.0.272.0613172154 06/13/2017  
Memory: 48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz, configured at 2400 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/lib/ia32:/opt/cpu2006-1.2/lib/intel64:/opt/cpu2006-1.2/sh10.2"
OMP_NUM_THREADS = "40"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main

Continued on next page
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 5115, 2.40GHz)

SPECfp2006 = 130
SPECfp_base2006 = 124

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems
Test date: Sep-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Base Portability Flags (Continued)

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>436.cactusADM</td>
<td>-DSPEC_CPU_LP64 -nofor_main</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>444.namd</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>447.dealII</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>450.soplex</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>453.povray</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>454.calculix</td>
<td>-DSPEC_CPU_LP64 -nofor_main</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>463.tonto</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>470.lbm</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
<tr>
<td>481.wrf</td>
<td>-DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>-DSPEC_CPU_LP64</td>
</tr>
</tbody>
</table>

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

Benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

Peak Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
 icpc -m64

Fortran benchmarks:
 ifort -m64

Benchmarks using both Fortran and C:
icc -m64 ifort -m64
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 5115, 2.40GHz)

SPECfp2006 = 130
SPECfp_base2006 = 124

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Sep-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
433.milc: basepeak = yes
470.lbm: basepeak = yes
482.sphinx3: basepeak = yes

C++ benchmarks:
444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -fno-alias -auto-ilp32
447.dealII: basepeak = yes
450.soplex: basepeak = yes
453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -ansi-alias

Fortran benchmarks:
410.bwaves: basepeak = yes
416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-
434.zeusmp: basepeak = yes
437.leslie3d: basepeak = yes
459.GemsFDTD: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -qopt-prefetch -parallel
465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -inline-calloc -qopt-malloc-options=3
-auto -unroll4

Continued on next page
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 5115, 2.40GHz)

SPECfp2006 = 130
SPECfp_base2006 = 124

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Sep-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Peak Optimization Flags (Continued)

Benchmarks using both Fortran and C:

435.gromacs: basepeak = yes
436.cactusADM: basepeak = yes
454.calculix: -xCORE-AVX2 -ipo -O3 -no-prec-div -auto-ilp32
481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC and SPECfp are registered trademarks of the Standard Performance
Evaluation Corporation. All other brand and product names appearing in
this result are trademarks or registered trademarks of their respective
holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Originally published on 12 October 2017.