Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

CPU Name: Intel Xeon Gold 6150
CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz
CPU MHz: 2700
FPU: Integrated
CPU(s) enabled: 36 cores, 2 chips, 18 cores/chip, 2 threads/core
CPU(s) orderable: 1.2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 1 MB I+D on chip per core
L3 Cache: 24.75 MB I+D on chip per chip
Other Cache: None
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2666V-R)
Disk Subsystem: 1 x 300 GB SAS SSD
Other Hardware: None

Software
Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64)
Compiler: C/C++: Version 18.0.0.128 of Intel C/C++; Compiler for Linux:
Auto Parallel: Yes
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 32-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V10.2

SPECint_rate2006 = 2020
SPECint_rate_base2006 = 1930
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>400.perlbench</td>
<td>72</td>
<td>488</td>
<td>1440</td>
<td>492</td>
<td>1430</td>
<td>489</td>
<td>1440</td>
<td>492</td>
<td>1430</td>
<td></td>
</tr>
<tr>
<td>401.bzip2</td>
<td>72</td>
<td>832</td>
<td>835</td>
<td>837</td>
<td>830</td>
<td>841</td>
<td>827</td>
<td>795</td>
<td>874</td>
<td></td>
</tr>
<tr>
<td>403.mcf</td>
<td>72</td>
<td>272</td>
<td>2420</td>
<td>271</td>
<td>2430</td>
<td>283</td>
<td>2310</td>
<td>271</td>
<td>2430</td>
<td></td>
</tr>
<tr>
<td>445.gobmk</td>
<td>72</td>
<td>602</td>
<td>1250</td>
<td>603</td>
<td>1250</td>
<td>603</td>
<td>1250</td>
<td>603</td>
<td>1250</td>
<td></td>
</tr>
<tr>
<td>456.hmmer</td>
<td>72</td>
<td>246</td>
<td>2740</td>
<td>246</td>
<td>2730</td>
<td>246</td>
<td>2730</td>
<td>246</td>
<td>2730</td>
<td></td>
</tr>
<tr>
<td>458.sjeng</td>
<td>72</td>
<td>656</td>
<td>1330</td>
<td>656</td>
<td>1330</td>
<td>656</td>
<td>1330</td>
<td>656</td>
<td>1330</td>
<td></td>
</tr>
<tr>
<td>462.libquantum</td>
<td>72</td>
<td>41.8</td>
<td>35700</td>
<td>41.8</td>
<td>35700</td>
<td>41.8</td>
<td>35700</td>
<td>41.8</td>
<td>35700</td>
<td></td>
</tr>
<tr>
<td>464.h264ref</td>
<td>72</td>
<td>719</td>
<td>2220</td>
<td>718</td>
<td>2220</td>
<td>714</td>
<td>2230</td>
<td>714</td>
<td>2230</td>
<td></td>
</tr>
<tr>
<td>471.omnetpp</td>
<td>72</td>
<td>495</td>
<td>910</td>
<td>495</td>
<td>908</td>
<td>495</td>
<td>909</td>
<td>460</td>
<td>977</td>
<td></td>
</tr>
<tr>
<td>473.astar</td>
<td>72</td>
<td>488</td>
<td>1040</td>
<td>488</td>
<td>1040</td>
<td>488</td>
<td>1040</td>
<td>488</td>
<td>1040</td>
<td></td>
</tr>
<tr>
<td>483.xalancbmk</td>
<td>72</td>
<td>237</td>
<td>2100</td>
<td>236</td>
<td>2100</td>
<td>237</td>
<td>2100</td>
<td>236</td>
<td>2100</td>
<td></td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes
The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes
BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4e51ed28d7f98cbe290c1)
running on linux Mon Jan 4 05:08:51 2010

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6150 CPU @ 2.70GHz
Continued on next page
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

SPECint_rate2006 = 2020
SPECint_rate_base2006 = 1930

<table>
<thead>
<tr>
<th>CPU2006 license:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Test date:</td>
<td>Jan-2010</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Aug-2017</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>Apr-2017</td>
</tr>
</tbody>
</table>

Platform Notes (Continued)

2 "physical id"s (chips)
72 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 18
siblings : 36
physical 0: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
physical 1: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
cache size : 25344 KB

From /proc/meminfo
MemTotal:       791028556 kB
HugePages_Total:       0
Hugepagesize:       2048 kB

From /proc/meminfo
MemTotal:       791028556 kB
HugePages_Total:       0
Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
uname -a:
Linux linux 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 1 02:12

SPEC is set to: /opt/cpu2006-1.2

Filesystem     Type  Size  Used Avail Use% Mounted on
/dev/sda1      xfs   280G  37G  243G  14% /

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017
Memory:
24x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666 MHz

Continued on next page
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

SPECint_rate2006 = 2020
SPECint_rate_base2006 = 1930

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jan-2010
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)
(End of data from sysinfo program)

General Notes
Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/intel/compilers_and_libraries_2018.0.128/linux/compiler/lib/ia32:/opt/intel/compilers_and_libraries_2018.0.128/linux/compiler/lib/intel64:/opt/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled
Filesystem page cache cleared with:
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run
runspec command invoked through numactl i.e.:
umactl --interleave=all runspec <etc>

Base Compiler Invocation
C benchmarks:
icc -m32 -L/opt/intel/compilers_and_libraries_2018.0.128/linux/compiler/lib/ia32

C++ benchmarks:
icpc -m32 -L/opt/intel/compilers_and_libraries_2018.0.128/linux/compiler/lib/ia32

Base Portability Flags
400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
401.bzip2: -D_FILE_OFFSET_BITS=64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -D_FILE_OFFSET_BITS=64
458.sjeng: -D_FILE_OFFSET_BITS=64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

Base Optimization Flags
C benchmarks:
-xHOST -ipo -O3 -no-prec-div -qopt-prefetch -qopt-mem-layout-trans=3

Continued on next page
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

| SPECint_rate2006 = | 2020 |
| SPECint_rate_base2006 = | 1930 |

CPU2006 license: 9019
Test sponsor: Cisco Systems
Test date: Jan-2010

Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Base Optimization Flags (Continued)

C++ benchmarks:
- -xHOST -ipo -O3 -no-prec-div -qopt-prefetch -qopt-mem-layout-trans=3
- -Wl,-z,muldefs -L/home/cpu2006-1.2/sh10.2 -lsmartheap

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m32 -L/opt/intel/compilers_and_libraries_2018.0.128/linux/compiler/lib/ia32
400.perlbench: icc -m64
401.bzip2: icc -m64
456.hmmer: icc -m64
458.sjeng: icc -m64

C++ benchmarks:
icpc -m32 -L/opt/intel/compilers_and_libraries_2018.0.128/linux/compiler/lib/ia32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

<table>
<thead>
<tr>
<th>SPECint_rate2006</th>
<th>2020</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECint_rate_base2006</td>
<td>1930</td>
</tr>
</tbody>
</table>

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jan-2010
Hardware Availability: Aug-2017
Software Availability: Apr-2017

**Peak Optimization Flags**

C benchmarks:

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -auto-ilp32 -qopt-mem-layout-trans=3

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-prefetch -auto-ilp32  
-qopt-mem-layout-trans=3

403.gcc: -xHOST -ipo -O3 -no-prec-div -qopt-mem-layout-trans=3

429.mcf: basepeak = yes

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-mem-layout-trans=3

456.hmmer: -xHOST -ipo -O3 -no-prec-div -unroll2 -auto-ilp32  
-qopt-mem-layout-trans=3

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll4 -auto-ilp32  
-qopt-mem-layout-trans=3

462.libquantum: basepeak = yes

464.h264ref: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll2 -qopt-mem-layout-trans=3

C++ benchmarks:

471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2)  
-qopt-ra-region-strategy=block  
-qopt-mem-layout-trans=3 -W1,-z,muldefs  
-L/home/cpu2006-1.2/sh10.2 -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

SPECint_rate2006 = 2020
SPECint_rate_base2006 = 1930

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jan-2010
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Peak Other Flags

C benchmarks:
403.gcc -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Fri Apr 20 18:45:18 2018 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 12 October 2017.