Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECint®2006 = 67.6
SPECint_base2006 = 64.9

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Hardware

CPU Name: Intel Xeon Gold 5120
CPU Characteristics: Intel Turbo Boost Technology up to 3.20 GHz
CPU MHz: 2200
FPU: Integrated
CPU(s) enabled: 28 cores, 2 chips, 14 cores/chip
CPU(s) orderable: 1.2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 1 MB I+D on chip per core
L3 Cache: 19.25 MB I+D on chip per chip
Other Cache: None
Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2400 MHz)
Disk Subsystem: 1 x 1 TB SAS HDD, 7.2K RPM
Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux
Auto Parallel: Yes
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V10.2
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECint2006 = 67.6
SPECint_base2006 = 64.9

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Base</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>400.perlbench</td>
<td>242</td>
<td>40.3</td>
<td>242</td>
<td>40.3</td>
<td>245</td>
<td>39.9</td>
<td>212</td>
<td>46.0</td>
<td>212</td>
<td>46.1</td>
<td>211</td>
</tr>
<tr>
<td>401.bzip2</td>
<td>392</td>
<td>24.6</td>
<td>393</td>
<td>24.6</td>
<td>391</td>
<td>24.7</td>
<td>387</td>
<td>24.9</td>
<td>387</td>
<td>24.9</td>
<td>387</td>
</tr>
<tr>
<td>403.gcc</td>
<td>252</td>
<td>31.9</td>
<td>253</td>
<td>31.9</td>
<td>252</td>
<td>31.9</td>
<td>252</td>
<td>32.0</td>
<td>254</td>
<td>31.7</td>
<td>255</td>
</tr>
<tr>
<td>429.mcf</td>
<td>127</td>
<td>72.0</td>
<td>126</td>
<td>72.2</td>
<td>128</td>
<td>71.2</td>
<td>131</td>
<td>69.8</td>
<td>130</td>
<td>70.1</td>
<td>128</td>
</tr>
<tr>
<td>445.gobmk</td>
<td>360</td>
<td>29.2</td>
<td>361</td>
<td>29.1</td>
<td>360</td>
<td>29.1</td>
<td>358</td>
<td>29.3</td>
<td>358</td>
<td>29.3</td>
<td>357</td>
</tr>
<tr>
<td>456.hmmer</td>
<td>110</td>
<td>84.6</td>
<td>111</td>
<td>84.3</td>
<td>113</td>
<td>82.2</td>
<td>110</td>
<td>84.6</td>
<td>111</td>
<td>84.3</td>
<td>113</td>
</tr>
<tr>
<td>458.sjeng</td>
<td>369</td>
<td>32.8</td>
<td>369</td>
<td>32.8</td>
<td>368</td>
<td>32.8</td>
<td>366</td>
<td>33.0</td>
<td>367</td>
<td>33.0</td>
<td>366</td>
</tr>
<tr>
<td>464.h264ref</td>
<td>367</td>
<td>60.4</td>
<td>369</td>
<td>60.0</td>
<td>367</td>
<td>60.3</td>
<td>367</td>
<td>60.4</td>
<td>369</td>
<td>60.0</td>
<td>367</td>
</tr>
<tr>
<td>471.omnetpp</td>
<td>207</td>
<td>30.2</td>
<td>204</td>
<td>30.7</td>
<td>207</td>
<td>30.1</td>
<td>156</td>
<td>40.0</td>
<td>157</td>
<td>39.9</td>
<td>156</td>
</tr>
<tr>
<td>473.astar</td>
<td>206</td>
<td>34.2</td>
<td>205</td>
<td>34.2</td>
<td>206</td>
<td>34.1</td>
<td>207</td>
<td>34.0</td>
<td>206</td>
<td>34.0</td>
<td>207</td>
</tr>
<tr>
<td>483.xalancbmk</td>
<td>94.2</td>
<td>73.2</td>
<td>94.0</td>
<td>73.4</td>
<td>92.5</td>
<td>74.6</td>
<td>84.7</td>
<td>81.5</td>
<td>85.3</td>
<td>80.9</td>
<td>85.1</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes
The config file option 'submit' was used.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS
SNC set to Disabled
IMC Interleaving set to Auto
Patrol Scrub set to Disabled
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
running on linux-uezu Wed Sep 27 11:35:33 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 5120 CPU @ 2.20GHz
 2 "physical id"s (chips)
 28 "processors"
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECint2006 = 67.6
SPECint_base2006 = 64.9

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

  cpu cores : 14
  siblings : 14
  physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
  physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
  cache size : 19712 KB

From /proc/meminfo
  MemTotal: 394832632 kB
  HugePages_Total: 0
  Hugepagesize: 2048 kB

From /etc/*release*/ etc/*version*
  SuSE-release:
    SUSE Linux Enterprise Server 12 (x86_64)
    VERSION = 12
    PATCHLEVEL = 2
    # This file is deprecated and will be removed in a future service pack or release.
    # Please check /etc/os-release for details about this release.
  os-release:
    NAME="SLES"
    VERSION="12-SP2"
    VERSION_ID="12.2"
    PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
    ID="sles"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
  (9464f67) x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 6 13:34

SPEC is set to: /opt/cpu2006-1.2
  Filesystem Type Size Used Avail Use% Mounted on
  /dev/sda1 xfs 894G 57G 838G 7% /

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017
Memory:
  24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz, configured at 2400 MHz

(End of data from sysinfo program)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECint2006 = 67.6
SPECint_base2006 = 64.9

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Sep-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

General Notes
Environment variables set by runspec before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/opt/intel/compilers_and_libraries_2018.0.128/linux/compiler/lib/ia32:/opt/intel/compilers_and_libraries_2018.0.128/linux/compiler/lib/intel64:/opt/cpu2006-1.2/sh10.2"
OMP_NUM_THREADS = "28"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled

Base Compiler Invocation

C benchmarks:
  icc -m64

C++ benchmarks:
  icpc -m64

Base Portability Flags
400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
445.gobmk: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -DSPEC_CPU_LP64
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
  -xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch -auto-p32

C++ benchmarks:
  -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
  -Wl,-z,muldefs -L/opt/cpu2006-1.2/sh10.2 -ismartheap64
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECint2006 = 67.6
SPECint_base2006 = 64.9

CPU2006 license: 9019
Test sponsor: Cisco Systems
Test date: Sep-2017
CPU2006 license: 9019
Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Base Other Flags
C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation
C benchmarks (except as noted below):
   icc -m64
   400.perlbench: icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
   445.gobmk: icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
C++ benchmarks (except as noted below):
   icc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
   473.astar: icpc -m64

Peak Portability Flags
400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

Peak Optimization Flags
C benchmarks:
   400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
   -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
   -no-prec-div(pass 2) -qopt-prefetch
   401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
   -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
   -no-prec-div -auto-ilp32 -qopt-prefetch

Continued on next page
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECint2006 = 67.6
SPECint_base2006 = 64.9

CPU2006 license: 9019
Test date: Sep-2017
Test sponsor: Cisco Systems
Hardware Availability: Aug-2017
Tested by: Cisco Systems
Software Availability: Apr-2017

Peak Optimization Flags (Continued)

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div -inline-calloc
-qopt-malloc-options=3 -auto-ilp32

429.mcf: -xCORE-AVX2 -ipo -O3 -no-prec-div -parallel
-qopt-prefetch -auto-p32

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2)

456.hmmer: basepeak = yes

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll

462.libquantum: basepeak = yes

464.h264ref: basepeak = yes

C++ benchmarks:

471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-ra-region-strategy=block
-Wl,-z,muldefs -L/opt/cpu2006-1.2/sh10.2 -lsmartheap

473.astar: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-auto-p32 -Wl,-z,muldefs
-L/opt/cpu2006-1.2/sh10.2 -lsmartheap64

483.xalancbmk: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-Wl,-z,muldefs -L/opt/cpu2006-1.2/sh10.2 -lsmartheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECint2006 = 67.6
SPECint_base2006 = 64.9

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Sep-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Fri Oct 27 12:00:33 2017 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 26 October 2017.