Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6126, 2.60 GHz)

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Hardware
CPU Name: Intel Xeon Gold 6126
CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz
CPU MHz: 2600
FPU: Integrated
CPU(s) enabled: 24 cores, 2 chips, 12 cores/chip, 2 threads/core
CPU(s) orderable: 1,2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 1 MB I+D on chip per core

Software
Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
Auto Parallel: Yes
File System: xfs
System State: Run level 3 (multi-user)

SPECfp®_rate2006 = 1160
SPECfp_rate_base2006 = 1140

Continued on next page
### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>410.bwaves</td>
<td>48</td>
<td>641</td>
<td>1020</td>
<td>642</td>
<td>1020</td>
<td>641</td>
<td>1020</td>
<td>641</td>
<td>1020</td>
<td>641</td>
<td>1020</td>
</tr>
<tr>
<td>416.gamess</td>
<td>48</td>
<td>849</td>
<td>1110</td>
<td>848</td>
<td>1110</td>
<td>848</td>
<td>1110</td>
<td>849</td>
<td>1110</td>
<td>848</td>
<td>1110</td>
</tr>
<tr>
<td>433.milc</td>
<td>48</td>
<td>440</td>
<td>1000</td>
<td>440</td>
<td>1000</td>
<td>440</td>
<td>1000</td>
<td>440</td>
<td>1000</td>
<td>440</td>
<td>1000</td>
</tr>
<tr>
<td>434.zeusmp</td>
<td>48</td>
<td>848</td>
<td>1110</td>
<td>849</td>
<td>1110</td>
<td>848</td>
<td>1110</td>
<td>849</td>
<td>1110</td>
<td>848</td>
<td>1110</td>
</tr>
<tr>
<td>435.gromacs</td>
<td>48</td>
<td>440</td>
<td>1000</td>
<td>440</td>
<td>1000</td>
<td>440</td>
<td>1000</td>
<td>440</td>
<td>1000</td>
<td>440</td>
<td>1000</td>
</tr>
<tr>
<td>436.cactusADM</td>
<td>48</td>
<td>383</td>
<td>1500</td>
<td>383</td>
<td>1500</td>
<td>383</td>
<td>1500</td>
<td>383</td>
<td>1500</td>
<td>383</td>
<td>1500</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>48</td>
<td>636</td>
<td>710</td>
<td>634</td>
<td>710</td>
<td>636</td>
<td>709</td>
<td>634</td>
<td>711</td>
<td>636</td>
<td>709</td>
</tr>
<tr>
<td>444.namd</td>
<td>48</td>
<td>427</td>
<td>901</td>
<td>431</td>
<td>894</td>
<td>429</td>
<td>898</td>
<td>422</td>
<td>911</td>
<td>423</td>
<td>909</td>
</tr>
<tr>
<td>447.dealII</td>
<td>48</td>
<td>317</td>
<td>1730</td>
<td>315</td>
<td>1740</td>
<td>317</td>
<td>1730</td>
<td>317</td>
<td>1730</td>
<td>315</td>
<td>1740</td>
</tr>
<tr>
<td>450.soplex</td>
<td>48</td>
<td>553</td>
<td>724</td>
<td>553</td>
<td>724</td>
<td>554</td>
<td>723</td>
<td>528</td>
<td>758</td>
<td>527</td>
<td>760</td>
</tr>
<tr>
<td>453.povray</td>
<td>48</td>
<td>168</td>
<td>1520</td>
<td>168</td>
<td>1520</td>
<td>169</td>
<td>1510</td>
<td>48</td>
<td>144</td>
<td>145</td>
<td>1760</td>
</tr>
<tr>
<td>454.calculix</td>
<td>48</td>
<td>230</td>
<td>1720</td>
<td>231</td>
<td>1710</td>
<td>231</td>
<td>1710</td>
<td>48</td>
<td>230</td>
<td>231</td>
<td>1710</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>48</td>
<td>787</td>
<td>647</td>
<td>787</td>
<td>647</td>
<td>788</td>
<td>646</td>
<td>48</td>
<td>787</td>
<td>788</td>
<td>647</td>
</tr>
<tr>
<td>465.tonto</td>
<td>48</td>
<td>388</td>
<td>1220</td>
<td>394</td>
<td>1200</td>
<td>388</td>
<td>1220</td>
<td>371</td>
<td>1270</td>
<td>371</td>
<td>1270</td>
</tr>
<tr>
<td>470.libm</td>
<td>48</td>
<td>525</td>
<td>1260</td>
<td>526</td>
<td>1250</td>
<td>525</td>
<td>1260</td>
<td>525</td>
<td>1260</td>
<td>525</td>
<td>1260</td>
</tr>
<tr>
<td>481.wrf</td>
<td>48</td>
<td>444</td>
<td>1210</td>
<td>444</td>
<td>1210</td>
<td>449</td>
<td>1190</td>
<td>48</td>
<td>444</td>
<td>444</td>
<td>1210</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>48</td>
<td>866</td>
<td>1080</td>
<td>866</td>
<td>1080</td>
<td>865</td>
<td>1080</td>
<td>866</td>
<td>1080</td>
<td>865</td>
<td>1080</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

---

### Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

---

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

---

### Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise

Continued on next page
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6126, 2.60 GHz)

SPEC CFP2006 Result

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

SPECfp_rate2006 = 1160
SPECfp_rate_base2006 = 1140

Power Performance Tuning set to OS
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
running on linux Wed Dec 6 16:13:35 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6126 CPU @ 2.60GHz
  2 "physical id"s (chips)
  48 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 12
  siblings : 24
  physical 0: cores 0 1 2 3 4 5 6 8 9 11 12 13
  physical 1: cores 0 1 2 3 4 5 6 8 9 11 12 13
  cache size : 19712 KB

From /proc/meminfo
MemTotal: 394666940 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or release.
# Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
  Linux linux 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 2 14:47

Continued on next page
SPEC CFP2006 Result

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6126, 2.60 GHz)

SPECfp_rate2006 = 1160
SPECfp_rate_base2006 = 1140

CPU2006 license: 9019
Test sponsor: Cisco Systems
Test date: Dec-2017
Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

SPEC is set to: /home/cpu2006-1.2
Filesystem     Type  Size  Used Avail Use% Mounted on
/dev/sda1      xfs   280G  141G  139G  51% /
Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017
Memory:
24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "*/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled
Filesystem page cache cleared with:
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run
runspec command invoked through numactl i.e.:
umactl --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:
  icc -m64

C++ benchmarks:
  icpc -m64

Fortran benchmarks:
  ifort -m64

Benchmarks using both Fortran and C:
  icc -m64 ifort -m64
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6126, 2.60 GHz)

SPECfp_rate2006 = 1160
SPECfp_rate_base2006 = 1140

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.games: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

C++ benchmarks (except as noted below):
icpc -m64

Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

Benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

Peak Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks (except as noted below):
icpc -m64

450.soplex: icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

Continued on next page
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6126, 2.60 GHz)

SPECfp_rate2006 = 1160
SPECfp_rate_base2006 = 1140

CPU2006 license: 9019
Test date: Dec-2017
Test sponsor: Cisco Systems
Hardware Availability: Aug-2017
Tested by: Cisco Systems
Software Availability: Apr-2017

Peak Compiler Invocation (Continued)

Fortran benchmarks:
    ifort -m64

Benchmarks using both Fortran and C:
    icc -m64 ifort -m64

Peak Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -D_FILE_OFFSET_BITS=64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

Peak Optimization Flags

C benchmarks:
    433.milc: basepeak = yes
    470.lbm: basepeak = yes
    482.sphinx3: basepeak = yes

C++ benchmarks:
    444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
               -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
               -no-prec-div(pass 2) -fno-alias -auto-ilp32
               -qopt-mem-layout-trans=3
    447.dealII: basepeak = yes

Continued on next page
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6126, 2.60 GHz)

SPEC CFP2006 Result

SPECfp_rate2006 = 1160
SPECfp_rate_base2006 = 1140

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Peak Optimization Flags (Continued)

450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-malloc-options=3
-qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: Same as 410.bwaves

459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -auto -inline-calloc
-qopt-malloc-options=3

Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32
-qopt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml
## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6126, 2.60 GHz)

<table>
<thead>
<tr>
<th>SPECfp_rate2006 = 1160</th>
<th>SPECfp_rate_base2006 = 1140</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>CPU2006 license: 9019</th>
<th>Test date: Dec-2017</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test sponsor: Cisco Systems</td>
<td>Hardware Availability: Aug-2017</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: Apr-2017</td>
</tr>
</tbody>
</table>

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.

For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.


Originally published on 26 December 2017.