Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECfp®2006 = 138
SPECfp_base2006 = 134

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

CPU Name: Intel Xeon Gold 6128
CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz
CPU MHz: 3400
FPU: Integrated
CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip
CPU(s) orderable: 1.2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 1 MB I+D on chip per core

Hardware

Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
Auto Parallel: Yes
File System: xfs
System State: Run level 3 (multi-user)
SPEC CFP2006 Result

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECfp2006 = 138
SPECfp_base2006 = 134

CPU2006 license: 9019

Test sponsor: Cisco Systems
Tested by: Cisco Systems

L3 Cache: 19.25 MB I+D on chip per chip
Other Cache: None
Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)
Disk Subsystem: 1 x 1 TB SAS HDD, 7.2K RPM
Other Hardware: None

Base Pointers: 64-bit
Peak Pointers: 32/64-bit

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>410.bwaves</td>
<td>17.3</td>
<td>784</td>
<td>17.0</td>
<td>799</td>
<td>17.1</td>
<td>794</td>
<td>17.3</td>
<td>784</td>
<td>17.0</td>
<td>799</td>
<td>17.1</td>
<td>794</td>
</tr>
<tr>
<td>416.gamess</td>
<td>397</td>
<td>49.3</td>
<td>398</td>
<td>49.2</td>
<td>397</td>
<td>49.3</td>
<td>378</td>
<td>51.7</td>
<td>378</td>
<td>51.8</td>
<td>378</td>
<td>51.8</td>
</tr>
<tr>
<td>433.milc</td>
<td>117</td>
<td>78.3</td>
<td>117</td>
<td>78.3</td>
<td>117</td>
<td>78.5</td>
<td>117</td>
<td>78.3</td>
<td>117</td>
<td>78.3</td>
<td>117</td>
<td>78.5</td>
</tr>
<tr>
<td>434.zeusmp</td>
<td>37.9</td>
<td>240</td>
<td>38.5</td>
<td>236</td>
<td>37.9</td>
<td>240</td>
<td>37.9</td>
<td>240</td>
<td>38.5</td>
<td>236</td>
<td>37.9</td>
<td>240</td>
</tr>
<tr>
<td>435.gromacs</td>
<td>103</td>
<td>69.6</td>
<td>104</td>
<td>69.0</td>
<td>103</td>
<td>69.3</td>
<td>103</td>
<td>69.6</td>
<td>104</td>
<td>69.0</td>
<td>103</td>
<td>69.3</td>
</tr>
<tr>
<td>436.cactusADM</td>
<td>12.4</td>
<td>967</td>
<td>11.8</td>
<td>1010</td>
<td>12.4</td>
<td>966</td>
<td>12.4</td>
<td>967</td>
<td>11.8</td>
<td>1010</td>
<td>12.4</td>
<td>966</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>24.7</td>
<td>380</td>
<td>25.0</td>
<td>377</td>
<td>24.4</td>
<td>386</td>
<td>24.7</td>
<td>380</td>
<td>25.0</td>
<td>377</td>
<td>24.4</td>
<td>386</td>
</tr>
<tr>
<td>444.namd</td>
<td>225</td>
<td>35.7</td>
<td>225</td>
<td>35.7</td>
<td>225</td>
<td>35.7</td>
<td>219</td>
<td>36.6</td>
<td>219</td>
<td>36.6</td>
<td>219</td>
<td>36.6</td>
</tr>
<tr>
<td>447.dealII</td>
<td>158</td>
<td>72.5</td>
<td>159</td>
<td>72.1</td>
<td>158</td>
<td>72.4</td>
<td>158</td>
<td>72.5</td>
<td>159</td>
<td>72.1</td>
<td>158</td>
<td>72.4</td>
</tr>
<tr>
<td>450.soplex</td>
<td>165</td>
<td>50.5</td>
<td>165</td>
<td>50.5</td>
<td>164</td>
<td>50.7</td>
<td>165</td>
<td>50.5</td>
<td>165</td>
<td>50.5</td>
<td>164</td>
<td>50.7</td>
</tr>
<tr>
<td>453.povray</td>
<td>76.3</td>
<td>69.7</td>
<td>76.7</td>
<td>69.4</td>
<td>76.2</td>
<td>69.8</td>
<td>67.2</td>
<td>79.1</td>
<td>67.2</td>
<td>79.2</td>
<td>67.3</td>
<td>79.1</td>
</tr>
<tr>
<td>454.calculix</td>
<td>107</td>
<td>77.2</td>
<td>107</td>
<td>77.1</td>
<td>107</td>
<td>77.1</td>
<td>107</td>
<td>77.0</td>
<td>107</td>
<td>77.0</td>
<td>107</td>
<td>77.1</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>49.8</td>
<td>213</td>
<td>45.8</td>
<td>232</td>
<td>43.9</td>
<td>242</td>
<td>38.9</td>
<td>273</td>
<td>39.4</td>
<td>269</td>
<td>39.5</td>
<td>269</td>
</tr>
<tr>
<td>465.tonto</td>
<td>157</td>
<td>62.6</td>
<td>157</td>
<td>62.5</td>
<td>157</td>
<td>62.6</td>
<td>145</td>
<td>68.0</td>
<td>144</td>
<td>68.2</td>
<td>144</td>
<td>68.4</td>
</tr>
<tr>
<td>470.lbm</td>
<td>15.8</td>
<td>867</td>
<td>15.9</td>
<td>867</td>
<td>15.9</td>
<td>866</td>
<td>15.8</td>
<td>867</td>
<td>15.9</td>
<td>867</td>
<td>15.9</td>
<td>866</td>
</tr>
<tr>
<td>481.wrf</td>
<td>108</td>
<td>104</td>
<td>103</td>
<td>109</td>
<td>103</td>
<td>108</td>
<td>108</td>
<td>103</td>
<td>108</td>
<td>103</td>
<td>108</td>
<td>103</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>228</td>
<td>85.6</td>
<td>228</td>
<td>85.6</td>
<td>228</td>
<td>85.3</td>
<td>228</td>
<td>85.6</td>
<td>228</td>
<td>85.6</td>
<td>228</td>
<td>85.3</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes
BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS
SNC set to Disabled
IMC Interleaving set to Auto
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
running on linux-djj4 Tue Dec  5 22:43:30 2017
Continued on next page
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECfp2006 = 138
SPECfp_base2006 = 134

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6128 CPU @ 3.40GHz
  2 "physical id"s (chips)
  12 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 6
siblings : 6
physical 0: cores 0 6 9 10 11 13
physical 1: cores 0 6 9 10 11 13
cache size : 19712 KB

From /proc/meminfo
MemTotal:       394667620 kB
HugePages_Total:       0
Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME=cpe:/o:suse:sles:12:sp2"

uname -a:
 (9464f67) x86_64 x86_64 x86_64 GNU/Linux
run-level 3 Jan 3 21:08
SPEC is set to: /home/cpu2006-1.2
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda1 xfs 559G 126G 434G 23% /

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program Continued on next page
Platform Notes (Continued)

reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to
hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017
Memory:
24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"
OMP_NUM_THREADS = "12"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled

Base Compiler Invocation

C benchmarks:
  icc -m64

C++ benchmarks:
  icpc -m64

Fortran benchmarks:
  ifort -m64

Benchmarks using both Fortran and C:
  icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
  -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64 -nofor_main
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64

Continued on next page
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECfp2006 = 138
SPECfp_base2006 = 134

CPU2006 license: 9019
Test sponsor: Cisco Systems
Test date: Dec-2017
Tested by: Cisco Systems
Software Availability: Apr-2017
Hardware Availability: Aug-2017

Base Portability Flags (Continued)

447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch
C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch
Benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

Peak Compiler Invocation

C benchmarks:
icc -m64
C++ benchmarks:
icpc -m64
Fortran benchmarks:
ifort -m64
Benchmarks using both Fortran and C:
icc -m64 ifort -m64

Peak Portability Flags

Same as Base Portability Flags
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6128, 3.40 GHz)

**SPEC CFP2006 Result**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>SPECfp2006</th>
<th>SPECfp_base2006</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>138</td>
<td>134</td>
</tr>
</tbody>
</table>

CPU2006 license: 9019  
Test sponsor: Cisco Systems  
Tested by: Cisco Systems

**Test date:** Dec-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Apr-2017

---

**Peak Optimization Flags**

**C benchmarks:**

- 433.milc: basepeak = yes
- 470.lbm: basepeak = yes
- 482.sphinx3: basepeak = yes

**C++ benchmarks:**

- 444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2) -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -fno-alias -auto-ilp32
- 447.dealII: basepeak = yes
- 450.soplex: basepeak = yes

**Fortran benchmarks:**

- 410.bwaves: basepeak = yes
- 416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2) -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -unroll4 -ansi-alias
- 434.zeusmp: basepeak = yes
- 437.leslie3d: basepeak = yes

**Fortran and C benchmarks:**

- 459.GemsFDTD: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2) -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-
- 465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2) -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -inline-call -qopt-malloc-options=3 -auto -unroll4

---

Continued on next page
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6128, 3.40 GHz)

<table>
<thead>
<tr>
<th>CPU2006 license:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
</tbody>
</table>

| SPECfp2006 = | 138 |
| SPECfp_base2006 = | 134 |
| Test date:    | Dec-2017 |
| Hardware Availability: | Aug-2017 |
| Software Availability: | Apr-2017 |

### Peak Optimization Flags (Continued)

454.calculix: 
- xCORE-AVX2
- ipo
- -O3
- -no-prec-div
- -auto-ilp32

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at:


You can also download the XML flags sources by saving the following links:


---

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.

For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Wed Dec 27 12:05:01 2017 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 26 December 2017.