Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

SPECfp_rate2006 = 3340
SPECfp_rate_base2006 = 3270

Test date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

SPECfp_rate_base2006 = 3270
SPECfp_rate2006 = 3340
## SPEC CFP2006 Result

**Cisco Systems**

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

<table>
<thead>
<tr>
<th>SPECfp_rate2006</th>
<th>SPECfp_rate_base2006</th>
</tr>
</thead>
<tbody>
<tr>
<td>3340</td>
<td>3270</td>
</tr>
</tbody>
</table>

**CPU2006 license:** 9019  
**Test sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test date:** Dec-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Apr-2017

| L3 Cache:          | 38.5 MB I+D on chip per chip  
| Other Cache:       | None  
| Memory:            | 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)  
| Disk Subsystem:    | 1 x 600 GB SAS HDD, 10K RPM  
| Other Hardware:    | None  
| Base Pointers:     | 32/64-bit  
| Peak Pointers:     | 32/64-bit  
| Other Software:    | None

### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>410.bwaves</td>
<td>224</td>
<td>1362</td>
<td>2230</td>
<td>1362</td>
<td>2230</td>
<td>1361</td>
<td>2240</td>
<td>1363</td>
<td>2230</td>
</tr>
<tr>
<td>416.gamess</td>
<td>224</td>
<td>1061</td>
<td>4130</td>
<td>1062</td>
<td>4130</td>
<td>1062</td>
<td>4130</td>
<td>1025</td>
<td>4280</td>
</tr>
<tr>
<td>433.milc</td>
<td>224</td>
<td>952</td>
<td>2160</td>
<td>953</td>
<td>2160</td>
<td>953</td>
<td>2160</td>
<td>952</td>
<td>2160</td>
</tr>
<tr>
<td>434.zeusmp</td>
<td>224</td>
<td>313</td>
<td>5100</td>
<td>314</td>
<td>5090</td>
<td>314</td>
<td>5090</td>
<td>310</td>
<td>5170</td>
</tr>
<tr>
<td>435.gromacs</td>
<td>224</td>
<td>612</td>
<td>4380</td>
<td>612</td>
<td>4380</td>
<td>612</td>
<td>4380</td>
<td>612</td>
<td>4380</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>224</td>
<td>1278</td>
<td>1650</td>
<td>1278</td>
<td>1650</td>
<td>1278</td>
<td>1650</td>
<td>1278</td>
<td>1650</td>
</tr>
<tr>
<td>444.namd</td>
<td>224</td>
<td>531</td>
<td>3380</td>
<td>530</td>
<td>3390</td>
<td>534</td>
<td>3370</td>
<td>522</td>
<td>3440</td>
</tr>
<tr>
<td>447.dealII</td>
<td>224</td>
<td>398</td>
<td>6430</td>
<td>399</td>
<td>6430</td>
<td>400</td>
<td>6410</td>
<td>399</td>
<td>6430</td>
</tr>
<tr>
<td>450.soplex</td>
<td>224</td>
<td>1095</td>
<td>1710</td>
<td>1094</td>
<td>1710</td>
<td>1095</td>
<td>1710</td>
<td>1035</td>
<td>1800</td>
</tr>
<tr>
<td>453.povray</td>
<td>224</td>
<td>218</td>
<td>5450</td>
<td>217</td>
<td>5480</td>
<td>218</td>
<td>5460</td>
<td>218</td>
<td>5460</td>
</tr>
<tr>
<td>454.calculix</td>
<td>224</td>
<td>298</td>
<td>6210</td>
<td>297</td>
<td>6220</td>
<td>298</td>
<td>6200</td>
<td>298</td>
<td>6200</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>224</td>
<td>1531</td>
<td>1550</td>
<td>1528</td>
<td>1550</td>
<td>1528</td>
<td>1550</td>
<td>1530</td>
<td>1550</td>
</tr>
<tr>
<td>465.tonto</td>
<td>224</td>
<td>591</td>
<td>3730</td>
<td>582</td>
<td>3790</td>
<td>582</td>
<td>3790</td>
<td>563</td>
<td>3910</td>
</tr>
<tr>
<td>470.lbm</td>
<td>224</td>
<td>979</td>
<td>3140</td>
<td>979</td>
<td>3140</td>
<td>978</td>
<td>3150</td>
<td>979</td>
<td>3140</td>
</tr>
<tr>
<td>481.wrf</td>
<td>224</td>
<td>928</td>
<td>2700</td>
<td>929</td>
<td>2690</td>
<td>926</td>
<td>2700</td>
<td>928</td>
<td>2700</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>224</td>
<td>1382</td>
<td>3160</td>
<td>1376</td>
<td>3170</td>
<td>1378</td>
<td>3170</td>
<td>1382</td>
<td>3160</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

### Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

### Platform Notes

BIOS Settings:
- Intel HyperThreading Technology set to Enabled
- CPU performance set to Enterprise

Continued on next page
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPEC CFP2006 Result

SPECfp_rate2006 = 3340
SPECfp_rate_base2006 = 3270

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
running on linux-0vth Fri Dec 15 06:59:13 2017

This section contains SUT (System Under Test) info as seen by
some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Platinum 8176 CPU @ 2.10GHz
  4 "physical id"s (chips)
  224 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
cautions.)
cpu cores : 28
siblings : 56
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24
25 26 27 28 29 30
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24
25 26 27 28 29 30
physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24
25 26 27 28 29 30
physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24
25 26 27 28 29 30
cache size : 39424 KB

From /proc/meminfo
MemTotal: 791027360 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
# This file is Deprecated and will be removed in a future service pack or
# release.
# Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME=cpe:/o:suse:sles:12:sp2"

Continued on next page
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECfp_rate2006 = 3340
SPECfp_rate_base2006 = 3270

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

uname -a:
    Linux linux-0vth 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
    (9464f67) x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Dec 13 21:04

SPEC is set to: /home/cpu2006-1.2
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda1 xfs 280G 31G 249G 11% /

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program
reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to
hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B480M5.3.2.0.176.0425171408 04/25/2017
Memory:
    48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH ="/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
    echo always > /sys/kernel/mm/transparent_hugepage/enabled
Filesystem page cache cleared with:
    shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>
No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.

This benchmark result is intended to provide perspective on
past performance using the historical hardware and/or
software described on this result page.

The system as described on this result page was formerly
generally available. At the time of this publication, it may
not be shipping, and/or may not be supported, and/or may fail
to meet other tests of General Availability described in the
Continued on next page
### Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

**SPEC CFP2006 Result**

<table>
<thead>
<tr>
<th>SPECfp_rate2006</th>
<th>3340</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECfp_rate_base2006</td>
<td>3270</td>
</tr>
</tbody>
</table>

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Test date:** Dec-2017

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

---

**General Notes (Continued)**


This measured result may not be representative of the result that would be measured were this benchmark run with hardware and software available as of the publication date.

---

### Base Compiler Invocation

**C benchmarks:**

```plaintext
icc -m64
```

**C++ benchmarks:**

```plaintext
icpc -m64
```

**Fortran benchmarks:**

```plaintext
ifort -m64
```

**Benchmarks using both Fortran and C:**

```plaintext
icc -m64 ifort -m64
```

---

### Base Portability Flags

- 410.bwaves: -DSPEC_CPU_LP64
- 416.gamess: -DSPEC_CPU_LP64
- 433.milc: -DSPEC_CPU_LP64
- 434.zeusmp: -DSPEC_CPU_LP64
- 435.gromacs: -DSPEC_CPU_LP64 -nofor_main
- 436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
- 437.leslie3d: -DSPEC_CPU_LP64
- 444.namd: -DSPEC_CPU_LP64
- 447.dealII: -DSPEC_CPU_LP64
- 450.soplex: -DSPEC_CPU_LP64
- 453.povray: -DSPEC_CPU_LP64 -nofor_main
- 454.calculix: -DSPEC_CPU_LP64 -nofor_main
- 459.GemsFDTD: -DSPEC_CPU_LP64
- 465.tonto: -DSPEC_CPU_LP64
- 470.lbm: -DSPEC_CPU_LP64
- 481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
- 482.sphinx3: -DSPEC_CPU_LP64

---

### Base Optimization Flags

**C benchmarks:**

```plaintext
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3
```

Continued on next page
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECfp_rate2006 = 3340
SPECfp_rate_base2006 = 3270

CPU2006 license: 9019
Test date: Dec-2017
Test sponsor: Cisco Systems
Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Base Optimization Flags (Continued)

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

Benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

Peak Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks (except as noted below):
icpc -m64

450.soplex: icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
icc -m64 ifort -m64

Peak Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64 -nofor_main
444.namd: -DSPEC_CPU_LP64 -nofor_main
447.dealII: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
453.povray: -DSPEC_CPU_LP64 -nofor_main
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX

Continued on next page
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECfp_rate2006 = 3340
SPECfp_rate_base2006 = 3270

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Peak Portability Flags (Continued)

482.sphinx3: -DSPEC_CPU_LP64

Peak Optimization Flags

C benchmarks:
- 433.milc: basepeak = yes
- 470.lbm: basepeak = yes
- 482.sphinx3: basepeak = yes

C++ benchmarks:
- 444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
  -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
  -no-prec-div(pass 2) -fno-alias -auto-ilp32
  -qopt-mem-layout-trans=3
- 447.dealII: basepeak = yes
- 450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
  -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
  -no-prec-div(pass 2) -qopt-malloc-options=3
  -qopt-mem-layout-trans=3
- 453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
  -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
  -no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

Fortran benchmarks:
- 410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
- 416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
  -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
  -no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-
- 434.zeusmp: basepeak = yes
- 437.leslie3d: Same as 410.bwaves
- 459.GemsFDTD: Same as 410.bwaves
- 465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
  -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
  -no-prec-div(pass 2) -unroll4 -auto -inline-calloc
  -qopt-malloc-options=3

Continued on next page
Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8176, 2.10 GHz)

SPECfp_rate2006 = 3340
SPECfp_rate_base2006 = 3270

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Peak Optimization Flags (Continued)

Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-para-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32
-qopt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Originally published on 23 February 2018.