# Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6138, 2.00 GHz)

| Test date: | Dec-2017 |
| Hardware Availability: | Aug-2017 |
| Software Availability: | May-2017 |

## Hardware

| CPU Name: | Intel Xeon Gold 6138 |
| CPU Characteristics: | Intel Turbo Boost Technology up to 3.70 GHz |
| CPU MHz: | 2000 |
| FPU: | Integrated |
| CPU(s) enabled: | 80 cores, 4 chips, 20 cores/chip, 2 threads/core |
| CPU(s) orderable: | 2,4 chips |
| Primary Cache: | 32 KB I + 32 KB D on chip per core |
| Secondary Cache: | 1 MB I+D on chip per core |

## Software

| Operating System: | SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default |
| Compiler: | C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux; Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux |
| Auto Parallel: | Yes |
| File System: | xfs |
| System State: | Run level 3 (multi-user) |

## SPECfp Rate 2006

| SPECfp_rate2006 | 2770 |
| SPECfp_rate_base2006 | 2720 |

### SPECfp Test Results

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>SPECfp_rate2006</th>
</tr>
</thead>
<tbody>
<tr>
<td>410.bwaves</td>
<td>160</td>
<td>2070</td>
</tr>
<tr>
<td>416.gamess</td>
<td>160</td>
<td>2990</td>
</tr>
<tr>
<td>433.milc</td>
<td>160</td>
<td>2100</td>
</tr>
<tr>
<td>434.zeusmp</td>
<td>160</td>
<td>3410</td>
</tr>
<tr>
<td>435.gromacs</td>
<td>160</td>
<td>3630</td>
</tr>
<tr>
<td>436.cactusADM</td>
<td>160</td>
<td>3750</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>160</td>
<td>1570</td>
</tr>
<tr>
<td>444.namd</td>
<td>160</td>
<td>2490</td>
</tr>
<tr>
<td>447.dealII</td>
<td>160</td>
<td>1570</td>
</tr>
<tr>
<td>450.soplex</td>
<td>160</td>
<td>1670</td>
</tr>
<tr>
<td>453.povray</td>
<td>160</td>
<td>1580</td>
</tr>
<tr>
<td>454.calculix</td>
<td>160</td>
<td>4670</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>160</td>
<td>1470</td>
</tr>
<tr>
<td>465.tonto</td>
<td>160</td>
<td>1470</td>
</tr>
<tr>
<td>470.lbm</td>
<td>160</td>
<td>3130</td>
</tr>
<tr>
<td>481.wrf</td>
<td>160</td>
<td>2920</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>160</td>
<td>3970</td>
</tr>
</tbody>
</table>

### SPECfp Test Results

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>SPECfp_rate2006</th>
</tr>
</thead>
<tbody>
<tr>
<td>444.namd</td>
<td>160</td>
<td>2490</td>
</tr>
<tr>
<td>447.dealII</td>
<td>160</td>
<td>2440</td>
</tr>
<tr>
<td>450.soplex</td>
<td>160</td>
<td>1670</td>
</tr>
<tr>
<td>453.povray</td>
<td>160</td>
<td>1580</td>
</tr>
<tr>
<td>454.calculix</td>
<td>160</td>
<td>4670</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>160</td>
<td>1470</td>
</tr>
<tr>
<td>465.tonto</td>
<td>160</td>
<td>1470</td>
</tr>
<tr>
<td>470.lbm</td>
<td>160</td>
<td>3130</td>
</tr>
<tr>
<td>481.wrf</td>
<td>160</td>
<td>2920</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>160</td>
<td>3970</td>
</tr>
</tbody>
</table>

### SPECfp Test Results

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>SPECfp_rate2006</th>
</tr>
</thead>
<tbody>
<tr>
<td>444.namd</td>
<td>160</td>
<td>2490</td>
</tr>
<tr>
<td>447.dealII</td>
<td>160</td>
<td>2440</td>
</tr>
<tr>
<td>450.soplex</td>
<td>160</td>
<td>1670</td>
</tr>
<tr>
<td>453.povray</td>
<td>160</td>
<td>1580</td>
</tr>
<tr>
<td>454.calculix</td>
<td>160</td>
<td>4670</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>160</td>
<td>1470</td>
</tr>
<tr>
<td>465.tonto</td>
<td>160</td>
<td>1470</td>
</tr>
<tr>
<td>470.lbm</td>
<td>160</td>
<td>3130</td>
</tr>
<tr>
<td>481.wrf</td>
<td>160</td>
<td>2920</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>160</td>
<td>3970</td>
</tr>
</tbody>
</table>

### SPECfp Test Results

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>SPECfp_rate2006</th>
</tr>
</thead>
<tbody>
<tr>
<td>444.namd</td>
<td>160</td>
<td>2490</td>
</tr>
<tr>
<td>447.dealII</td>
<td>160</td>
<td>2440</td>
</tr>
<tr>
<td>450.soplex</td>
<td>160</td>
<td>1670</td>
</tr>
<tr>
<td>453.povray</td>
<td>160</td>
<td>1580</td>
</tr>
<tr>
<td>454.calculix</td>
<td>160</td>
<td>4670</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>160</td>
<td>1470</td>
</tr>
<tr>
<td>465.tonto</td>
<td>160</td>
<td>1470</td>
</tr>
<tr>
<td>470.lbm</td>
<td>160</td>
<td>3130</td>
</tr>
<tr>
<td>481.wrf</td>
<td>160</td>
<td>2920</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>160</td>
<td>3970</td>
</tr>
</tbody>
</table>
Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6138, 2.00 GHz)

SPEC CFP2006 Result

SPECfp_rate2006 = 2770
SPECfp_rate_base2006 = 2720

Specifications:

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

L3 Cache: 27.5 MB I+D on chip per chip
Other Cache: None
Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)
Disk Subsystem: 1 x 600 GB SAS HDD, 10K RPM
Other Hardware: None

Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: None

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>410.bwaves</td>
<td>160</td>
<td>1053</td>
<td>1052</td>
<td>2070</td>
<td>2070</td>
<td>160</td>
<td>1055</td>
<td>2060</td>
<td>2050</td>
<td>1052</td>
<td>2070</td>
</tr>
<tr>
<td>416.gamess</td>
<td>160</td>
<td>1094</td>
<td>1086</td>
<td>2880</td>
<td>2900</td>
<td>160</td>
<td>1049</td>
<td>2990</td>
<td>3000</td>
<td>1051</td>
<td>2070</td>
</tr>
<tr>
<td>433.mile</td>
<td>160</td>
<td>698</td>
<td>698</td>
<td>2110</td>
<td>2100</td>
<td>160</td>
<td>698</td>
<td>2100</td>
<td>2110</td>
<td>698</td>
<td>2100</td>
</tr>
<tr>
<td>434.zeusmp</td>
<td>160</td>
<td>429</td>
<td>428</td>
<td>3410</td>
<td>3420</td>
<td>160</td>
<td>429</td>
<td>3400</td>
<td>3420</td>
<td>428</td>
<td>3410</td>
</tr>
<tr>
<td>435.gromacs</td>
<td>160</td>
<td>319</td>
<td>319</td>
<td>3580</td>
<td>3580</td>
<td>160</td>
<td>315</td>
<td>3630</td>
<td>3620</td>
<td>319</td>
<td>3640</td>
</tr>
<tr>
<td>436.cactusADM</td>
<td>160</td>
<td>509</td>
<td>509</td>
<td>3750</td>
<td>3750</td>
<td>160</td>
<td>509</td>
<td>3750</td>
<td>3760</td>
<td>509</td>
<td>3750</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>160</td>
<td>959</td>
<td>957</td>
<td>1570</td>
<td>1570</td>
<td>160</td>
<td>958</td>
<td>1570</td>
<td>1570</td>
<td>959</td>
<td>1570</td>
</tr>
<tr>
<td>444.namd</td>
<td>160</td>
<td>525</td>
<td>523</td>
<td>2440</td>
<td>2450</td>
<td>160</td>
<td>523</td>
<td>2450</td>
<td>2460</td>
<td>522</td>
<td>2440</td>
</tr>
<tr>
<td>447.dealII</td>
<td>160</td>
<td>396</td>
<td>397</td>
<td>4610</td>
<td>4620</td>
<td>160</td>
<td>396</td>
<td>4620</td>
<td>4630</td>
<td>397</td>
<td>4610</td>
</tr>
<tr>
<td>450.soplex</td>
<td>160</td>
<td>845</td>
<td>843</td>
<td>1580</td>
<td>1580</td>
<td>160</td>
<td>844</td>
<td>1580</td>
<td>1580</td>
<td>844</td>
<td>1580</td>
</tr>
<tr>
<td>453.povray</td>
<td>160</td>
<td>214</td>
<td>218</td>
<td>3910</td>
<td>3970</td>
<td>160</td>
<td>214</td>
<td>3910</td>
<td>3970</td>
<td>214</td>
<td>3970</td>
</tr>
<tr>
<td>454.calculix</td>
<td>160</td>
<td>297</td>
<td>296</td>
<td>4450</td>
<td>4450</td>
<td>160</td>
<td>297</td>
<td>4450</td>
<td>4450</td>
<td>297</td>
<td>4450</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>160</td>
<td>1157</td>
<td>1156</td>
<td>1470</td>
<td>1470</td>
<td>160</td>
<td>1156</td>
<td>1470</td>
<td>1470</td>
<td>1156</td>
<td>1470</td>
</tr>
<tr>
<td>465.tonto</td>
<td>160</td>
<td>524</td>
<td>522</td>
<td>3020</td>
<td>3020</td>
<td>160</td>
<td>522</td>
<td>3020</td>
<td>3020</td>
<td>524</td>
<td>3020</td>
</tr>
<tr>
<td>470.lbm</td>
<td>160</td>
<td>754</td>
<td>753</td>
<td>2920</td>
<td>2920</td>
<td>160</td>
<td>754</td>
<td>2920</td>
<td>2920</td>
<td>753</td>
<td>2920</td>
</tr>
<tr>
<td>481.wrf</td>
<td>160</td>
<td>693</td>
<td>694</td>
<td>2580</td>
<td>2580</td>
<td>160</td>
<td>693</td>
<td>2580</td>
<td>2580</td>
<td>693</td>
<td>2580</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>160</td>
<td>1221</td>
<td>1222</td>
<td>2550</td>
<td>2550</td>
<td>160</td>
<td>1222</td>
<td>2550</td>
<td>2550</td>
<td>1222</td>
<td>2550</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6138, 2.00 GHz)

SPECfp_rate2006 = 2770
SPECfp_rate_base2006 = 2720

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: May-2017

Platform Notes (Continued)

Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
running on linux-xy4f Sat Dec 16 19:40:46 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name: Intel(R) Xeon(R) Gold 6138 CPU @ 2.00GHz
  4 "physical id"s (chips)
  160 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores: 20
  siblings: 40
  physical 0: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
  physical 1: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
  physical 2: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
  physical 3: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
  cache size: 28160 KB

From /proc/meminfo
MemTotal: 791027172 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release*/etc/*version*
SUSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
  (9464ff67) x86_64 x86_64 x86_64 GNU/Linux

Continued on next page
Cisco UCS B480 M5 (Intel Xeon Gold 6138, 2.00 GHz)  
SPECfp_rate2006 = 2770  
SPECfp_rate_base2006 = 2720

Platform Notes (Continued)

run-level 3 Dec 16 08:33

SPEC is set to: /home/cpu2006-1.2
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda1 xfs 224G 47G 178G 21% /
Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B480M5.3.2.0.196.0516171125 05/16/2017  
Memory: 48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled
Filesystem page cache cleared with:
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>
No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.  
No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.  
No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

This benchmark result is intended to provide perspective on past performance using the historical hardware and/or software described on this result page.

The system as described on this result page was formerly generally available. At the time of this publication, it may not be shipping, and/or may not be supported, and/or may fail to meet other tests of General Availability described in the SPEC OSG Policy document, http://www.spec.org/osg/policy.html

This measured result may not be representative of the result that would be measured were this benchmark run with hardware Continued on next page
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6138, 2.00 GHz)

SPECfp_rate2006 = 2770
SPECfp_rate_base2006 = 2720

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

General Notes (Continued)
and software available as of the publication date.

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6138, 2.00 GHz)

SPECfp_rate2006 = 2770
SPECfp_rate_base2006 = 2720

CPU2006 license: 9019
Test sponsor: Cisco Systems
Test date: Dec-2017
Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: May-2017

Base Optimization Flags (Continued)

For Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

For benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

Peak Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks (except as noted below):
icpc -m64
450.soplex: icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
icc -m64 ifort -m64

Peak Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamepp: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -D_FILE_OFFSET_BITS=64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6138, 2.00 GHz)

Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes
470.lbm: basepeak = yes
482.sphinx3: basepeak = yes

C++ benchmarks:

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-Par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -fno-alias -auto-ilp32
-qopt-mem-layout-trans=3

447.dealII: basepeak = yes
450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-Par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-malloc-options=3
-qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-Par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-Par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes
437.leslie3d: Same as 410.bwaves
459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-Par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -auto -inline-calloc
-qopt-malloc-options=3

Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-Par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32
-qopt-mem-layout-trans=3

Continued on next page
Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6138, 2.00 GHz)

SPECfp_rate2006 = 2770
SPECfp_rate_base2006 = 2720

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: May-2017

Peak Optimization Flags (Continued)

436.cactusADM: basepeak = yes
454.calculix: basepeak = yes
481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Originally published on 23 February 2018.