## SPEC CPU®2017 Floating Point Speed Result

**Cisco Systems**

Cisco UCS B200 M5 (Intel Xeon Silver 4110, 2.10 GHz)

| SPECspeed®2017_fp_base = 59.5 |
| SPECspeed®2017_fp_peak = 60.2 |

<table>
<thead>
<tr>
<th>CPU2017 License: 9019</th>
<th>Test Date: Dec-2017</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Aug-2017</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: Sep-2017</td>
</tr>
</tbody>
</table>

### Software

- **OS:** SUSE Linux Enterprise Server 12 SP2 (x86_64)
- **Compiler:** C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux; Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux
- **Parallel:** Yes
- **Firmware:** Version 3.2.1d released Jul-2017
- **File System:** xfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 64-bit
- **Other:** None
- **Power Management:** --

### Hardware

- **CPU Name:** Intel Xeon Silver 4110
- **Max MHz:** 3000
- **Nominal:** 2100
- **Enabled:** 16 cores, 2 chips
- **Orderable:** 1,2 Chips
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **Cache L2:** 1 MB I+D on chip per core
- **Cache L3:** 11 MB I+D on chip per chip
- **Memory:** 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2400)
- **Storage:** 1 x 600 GB SAS HDD, 10K RPM
- **Other:** None

<table>
<thead>
<tr>
<th>Threads</th>
<th>SPECspeed®2017_fp_base (59.5)</th>
<th>SPECspeed®2017_fp_peak (60.2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>16 threads</td>
<td>73.5</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>16 threads</td>
<td>74.4</td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>16 threads</td>
<td>33.7</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>16 threads</td>
<td>45.0</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>16 threads</td>
<td>24.8</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>16 threads</td>
<td>46.3</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>16 threads</td>
<td>42.2</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>16 threads</td>
<td>74.5</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>16 threads</td>
<td>83.3</td>
</tr>
<tr>
<td>654.roms_s</td>
<td>16 threads</td>
<td>71.3</td>
</tr>
</tbody>
</table>

---

---
## Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>16</td>
<td>179</td>
<td>329</td>
<td>180</td>
<td>328</td>
<td>179</td>
<td>329</td>
<td>16</td>
<td>179</td>
<td>329</td>
<td>180</td>
<td>328</td>
<td>180</td>
<td>328</td>
<td></td>
<td></td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>16</td>
<td>227</td>
<td>73.5</td>
<td>227</td>
<td>73.5</td>
<td>226</td>
<td>73.9</td>
<td>16</td>
<td>225</td>
<td>74.0</td>
<td>224</td>
<td>74.5</td>
<td>224</td>
<td>74.4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>619.ibm_s</td>
<td>16</td>
<td>155</td>
<td>33.7</td>
<td>155</td>
<td>33.8</td>
<td>155</td>
<td>33.7</td>
<td>16</td>
<td>156</td>
<td>33.7</td>
<td>155</td>
<td>33.7</td>
<td>156</td>
<td>33.7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>16</td>
<td>294</td>
<td>45.0</td>
<td>299</td>
<td>44.2</td>
<td>289</td>
<td>45.8</td>
<td>16</td>
<td>292</td>
<td>45.3</td>
<td>296</td>
<td>44.8</td>
<td>290</td>
<td>45.6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>16</td>
<td>358</td>
<td>24.8</td>
<td>357</td>
<td>24.8</td>
<td>359</td>
<td>24.7</td>
<td>16</td>
<td>359</td>
<td>24.7</td>
<td>358</td>
<td>24.8</td>
<td>358</td>
<td>24.8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>16</td>
<td>256</td>
<td>46.3</td>
<td>256</td>
<td>46.3</td>
<td>255</td>
<td>46.5</td>
<td>16</td>
<td>250</td>
<td>47.5</td>
<td>249</td>
<td>47.6</td>
<td>249</td>
<td>47.7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>16</td>
<td>342</td>
<td>42.2</td>
<td>342</td>
<td>42.2</td>
<td>341</td>
<td>42.2</td>
<td>16</td>
<td>342</td>
<td>42.2</td>
<td>340</td>
<td>42.4</td>
<td>341</td>
<td>42.4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>644.nab_s</td>
<td>16</td>
<td>234</td>
<td>74.5</td>
<td>234</td>
<td>74.5</td>
<td>235</td>
<td>74.5</td>
<td>16</td>
<td>235</td>
<td>74.5</td>
<td>234</td>
<td>74.6</td>
<td>234</td>
<td>74.6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>16</td>
<td>143</td>
<td>63.7</td>
<td>146</td>
<td>62.5</td>
<td>145</td>
<td>62.9</td>
<td>16</td>
<td>144</td>
<td>63.4</td>
<td>144</td>
<td>63.3</td>
<td>146</td>
<td>62.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>654.roms_s</td>
<td>16</td>
<td>233</td>
<td>67.5</td>
<td>234</td>
<td>67.2</td>
<td>234</td>
<td>67.2</td>
<td>16</td>
<td>221</td>
<td>71.3</td>
<td>221</td>
<td>71.3</td>
<td>221</td>
<td>71.4</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Operating System Notes**

Stack size set to unlimited using "ulimit -s unlimited"

**General Notes**

Environment variables set by runcpu before the start of the run:
- KMP_AFFINITY = "granularity=fine,compact"
- LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"
- OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3>/proc/sys/vm/drop_caches
```

**Platform Notes**

BIOS Settings:
- Intel HyperThreading Technology set to Disabled
- CPU performance set to Enterprise
- Power Performance Tuning set to OS
- SNC set to Disabled
- IMC Interleaving set to Auto
- Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bccc091c0f

(Continued on next page)
## SPEC CPU®2017 Floating Point Speed Result

**Cisco Systems**

**Cisco UCS B200 M5 (Intel Xeon Silver 4110, 2.10 GHz)**

<table>
<thead>
<tr>
<th>SPECspeed®2017_fp_base = 59.5</th>
<th>SPECspeed®2017_fp_peak = 60.2</th>
</tr>
</thead>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Dec-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Sep-2017

---

### Platform Notes (Continued)

running on linux-qc7k Fri Dec 1 06:55:13 2017

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From `/proc/cpuinfo`

- model name: Intel(R) Xeon(R) Silver 4110 CPU @ 2.10GHz  
- 2 "physical id"s (chips)  
- 16 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from `/proc/cpuinfo` might not be reliable. Use with caution.)

- cpu cores : 8  
- siblings : 8  
- physical 0: cores 0 1 2 3 4 5 6 7  
- physical 1: cores 0 1 2 3 4 5 6 7

From `lscpu`:

- Architecture: x86_64  
- CPU op-mode(s): 32-bit, 64-bit  
- Byte Order: Little Endian  
- CPU(s): 16  
- On-line CPU(s) list: 0-15  
- Thread(s) per core: 1  
- Core(s) per socket: 8  
- Socket(s): 2  
- NUMA node(s): 2  
- Vendor ID: GenuineIntel  
- CPU family: 6  
- Model: 85  
- Model name: Intel(R) Xeon(R) Silver 4110 CPU @ 2.10GHz  
- Stepping: 4  
- CPU MHz: 1209.905  
- CPU max MHz: 3000.0000  
- CPU min MHz: 800.0000  
- BogoMIPS: 4200.00  
- Virtualization: VT-x  
- L1d cache: 32K  
- L1i cache: 32K  
- L2 cache: 1024K  
- L3 cache: 11264K  
- NUMA node0 CPU(s): 0-7  
- NUMA node1 CPU(s): 8-15

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4110, 2.10 GHz)

SPECspeed®2017_fp_base = 59.5
SPECspeed®2017_fp_peak = 60.2

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Dec-2017
Hardware Availability: Aug-2017
Tested by: Cisco Systems
Software Availability: Sep-2017

Platform Notes (Continued)

fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm hwp
hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vmvi flexpriority ept vpid
fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f
avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec
xgetbv1 cqm_llc cqm_occup_llc

/proc/cpuinfo cache data
  cache size: 11264 KB

From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
physical chip.
  available: 2 nodes (0-1)
  node 0 cpus: 0 1 2 3 4 5 6 7
  node 0 size: 192830 MB
  node 0 free: 190311 MB
  node 1 cpus: 8 9 10 11 12 13 14 15
  node 1 size: 193504 MB
  node 1 free: 187608 MB
  node distances:
    node 0   1
    0:  10  21
    1:  21  10

From /proc/meminfo
  MemTotal: 395606600 kB
  HugePages_Total: 0
  Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
  SuSE-release:
    SUSE Linux Enterprise Server 12 (x86_64)
    VERSION = 12
    PATCHLEVEL = 2
    # This file is deprecated and will be removed in a future service pack or release.
    # Please check /etc/os-release for details about this release.
  os-release:
    NAME="SLES"
    VERSION="12-SP2"
    VERSION_ID="12.2"
    PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
    ID="sles"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:12:sp2"

  uname -a:
    Linux linux-qc7k 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)

  (Continued on next page)
Platform Notes (Continued)

x86_64 x86_64 x86_64 GNU/Linux
run-level 3 Jan 8 05:16
SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda1 xfs 224G 68G 156G 31% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017
Memory:
  24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666, configured at 2400

Compiler Version Notes

==============================================================================
C               | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
                | 644.nab_s(base, peak)
------------------------------------------------------------------------------
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
Fortran         | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)
                | 654.roms_s(base, peak)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4110, 2.10 GHz)

SPECspeed®2017_fp_base = 59.5
SPECspeed®2017_fp_peak = 60.2

Compiler Version Notes (Continued)

Fortran, C
<table>
<thead>
<tr>
<th>621.wrf_s(base, peak) 627.cam4_s(base, peak) 628.pop2_s(base, peak)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ifort (IFORT) 18.0.0 20170811</td>
</tr>
<tr>
<td>Copyright (C) 1985-2017 Intel Corporation. All rights reserved.</td>
</tr>
<tr>
<td>icc (ICC) 18.0.0 20170811</td>
</tr>
<tr>
<td>Copyright (C) 1985-2017 Intel Corporation. All rights reserved.</td>
</tr>
</tbody>
</table>

Base Compiler Invocation

C benchmarks:
icc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactusBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64
### Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4110, 2.10 GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_fp_base</th>
<th>59.5</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_fp_peak</td>
<td>60.2</td>
</tr>
</tbody>
</table>

- **CPU2017 License:** 9019
- **Test Sponsor:** Cisco Systems
- **Tested by:** Cisco Systems
- **Test Date:** Dec-2017
- **Hardware Availability:** Aug-2017
- **Software Availability:** Sep-2017

#### Base Optimization Flags

**C benchmarks:**
- `xCORE-AVX512`  
- `-ipo`  
- `-O3`  
- `-no-prec-div`  
- `-gopt-prefetch`  
- `-ffinite-math-only`  
- `-gopt-mem-layout-trans=3`  
- `-qopenmp`  
- `-DSPEC_OPENMP`

**Fortran benchmarks:**
- `-DSPEC_OPENMP`  
- `xCORE-AVX512`  
- `-ipo`  
- `-O3`  
- `-no-prec-div`  
- `-gopt-prefetch`  
- `-ffinite-math-only`  
- `-gopt-mem-layout-trans=3`  
- `-qopenmp`

**Benchmarks using both Fortran and C:**
- `-DSPEC_OPENMP`  
- `xCORE-AVX512`  
- `-ipo`  
- `-O3`  
- `-no-prec-div`  
- `-gopt-prefetch`  
- `-ffinite-math-only`  
- `-gopt-mem-layout-trans=3`  
- `-qopenmp`

**Benchmarks using Fortran, C, and C++:**
- `-DSPEC_OPENMP`  
- `xCORE-AVX512`  
- `-ipo`  
- `-O3`  
- `-no-prec-div`  
- `-gopt-prefetch`  
- `-ffinite-math-only`  
- `-gopt-mem-layout-trans=3`  
- `-qopenmp`

#### Base Other Flags

**C benchmarks:**
- `-m64`  
- `-std=c11`

**Fortran benchmarks:**
- `-m64`

**Benchmarks using both Fortran and C:**
- `-m64`  
- `-std=c11`

**Benchmarks using Fortran, C, and C++:**
- `-m64`  
- `-std=c11`

#### Peak Compiler Invocation

**C benchmarks:**
- `icc`

**Fortran benchmarks:**
- `ifort`
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Silver 4110, 2.10 GHz)

**SPECspeed®2017_fp_base = 59.5**
**SPECspeed®2017_fp_peak = 60.2**

| CPU2017 License: | 9019 |
| Test Sponsor:   | Cisco Systems |
| Tested by:      | Cisco Systems |
| Test Date:      | Dec-2017 |
| Hardware Availability: | Aug-2017 |
| Software Availability: | Sep-2017 |

**Peak Compiler Invocation (Continued)**

Benchmarks using both Fortran and C:
```plaintext
ifort icc
```

Benchmarks using Fortran, C, and C++:
```plaintext
icpc icc ifort
```

**Peak Portability Flags**

Same as Base Portability Flags

**Peak Optimization Flags**

C benchmarks:
```plaintext
619.lbm_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512
 -qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
 -qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp
 -DSPEC_OPENMP

638.imagick_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
 -ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
 -DSPEC_OPENMP

644.nab_s: Same as 638.imagick_s
```

Fortran benchmarks:
```plaintext
-prof-gen(pass 1) -prof-use(pass 2) -DSPEC_SUPPRESS_OPENMP
-DSPEC_OPENMP -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3
 -ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3 -qopenmp
 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both Fortran and C:
```plaintext
621.wrf_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512
 -qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
 -qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp
 -DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte

627.cam4_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
 -ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
 -DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte
```

(Continued on next page)
## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4110, 2.10 GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
<th>Test Date:</th>
<th>Dec-2017</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
<td>Hardware Availability:</td>
<td>Aug-2017</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
<td>Software Availability:</td>
<td>Sep-2017</td>
</tr>
</tbody>
</table>

### SPECspeed®2017 fp_base = 59.5

### SPECspeed®2017 fp_peak = 60.2

### Peak Optimization Flags (Continued)

628.pop2_s: Same as 621.wrf_s

Benchmarks using Fortran, C, and C++:

-prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512 -qopt-prefetch

-ipo -O3 -ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3

-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP -nostandard-realloc-lhs

-align array32byte

### Peak Other Flags

C benchmarks:

-m64 -std=c11

Fortran benchmarks:

-m64

Benchmarks using both Fortran and C:

-m64 -std=c11

Benchmarks using Fortran, C, and C++:

-m64 -std=c11

The flags files that were used to format this result can be browsed at:

http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html


You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml

http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2017-12-01 06:55:12-0500.


Originally published on 2017-12-26.