## SPEC® CPU2017 Integer Rate Result

**Hewlett Packard Enterprise**  
(Test Sponsor: HPE)  
Synergy 480 Gen10  
(1.80 GHz, Intel Xeon Silver 4108)

<table>
<thead>
<tr>
<th>SPECrate2017_int_base</th>
<th>66.0</th>
</tr>
</thead>
</table>

**SPECrate2017_int_peak** = Not Run

### Test Information
- **CPU2017 License:** 3  
- **Test Sponsor:** HPE  
- **Tested by:** HPE  
- **Hardware Availability:** Oct-2017  
- **Software Availability:** Sep-2017  
- **Test Date:** Dec-2017  
- **Test Date:** Dec-2017  
- **Software:** SUSE Linux Enterprise Server 12 (x86_64) SP2  
- **Compiler:** C/C++: Version 18.0.0.128 of Intel C/C++  
- **Compiler:** Fortran: Version 18.0.0.128 of Intel Fortran  
- **Compiler:** Compiler for Linux  
- **Parallel:** No  
- **File System:** xfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** Not Applicable  
- **Other:** jemalloc: jemalloc memory allocator library V5.0.1; jemalloc: configured and built at default for 32bit (i686) and 64bit (x86_64) targets; jemalloc: built with the RedHat Enterprise 7.4, and the system compiler gcc 4.8.5; jemalloc: sources available from jemalloc.net or releases

### Hardware
- **CPU Name:** Intel Xeon Silver 4108  
- **Max MHz.:** 3000  
- **Nominal:** 1800  
- **Enabled:** 16 cores, 2 chips, 2 threads/core  
- **Orderable:** 1, 2 chip(s)  
- **Cache L1:** 32 KB I + 32 KB D on chip per core  
- **Cache L2:** 1 MB I+D on chip per core  
- **Cache L3:** 11 MB I+D on chip per chip  
- **Other:** None  
- **Memory:** 384 GB (24 x 16 GB 2Rx8 PC4-2666V-R, running at 2400)  
- **Storage:** 1 x 480 GB SATA SSD, RAID 0  
- **Other:** None

### Software
- **OS:** SUSE Linux Enterprise Server 12 (x86_64) SP2  
- **Kernel:** 4.4.21-69-default  
- **Compiler:** C/C++: Version 18.0.0.128 of Intel C/C++  
- **Compiler:** Fortran: Version 18.0.0.128 of Intel Fortran  
- **Compiler:** Compiler for Linux  
- **Parallel:** No  
- **File System:** xfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** Not Applicable  
- **Other:** jemalloc: jemalloc memory allocator library V5.0.1; jemalloc: configured and built at default for 32bit (i686) and 64bit (x86_64) targets; jemalloc: built with the RedHat Enterprise 7.4, and the system compiler gcc 4.8.5; jemalloc: sources available from jemalloc.net or releases

---

**Copies**

<table>
<thead>
<tr>
<th>SPECrate2017_int_base</th>
<th>66.0</th>
</tr>
</thead>
</table>

**SPECrate2017_int_peak** = Not Run

**Test Date:** Dec-2017  
**Hardware Availability:** Oct-2017  
**Software Availability:** Sep-2017

---
Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(1.80 GHz, Intel Xeon Silver 4108)

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perfbench_r</td>
<td>32</td>
<td>1044</td>
<td>48.8</td>
<td>1049</td>
<td>48.5</td>
<td>1044</td>
<td>48.8</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>32</td>
<td>737</td>
<td>61.5</td>
<td>737</td>
<td>61.5</td>
<td>736</td>
<td>61.6</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>32</td>
<td>629</td>
<td>82.2</td>
<td>627</td>
<td>82.4</td>
<td>612</td>
<td>84.5</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>32</td>
<td>913</td>
<td>46.0</td>
<td>918</td>
<td>45.8</td>
<td>918</td>
<td>45.8</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>32</td>
<td>477</td>
<td>70.8</td>
<td>478</td>
<td>70.7</td>
<td>479</td>
<td>70.6</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>32</td>
<td>468</td>
<td>120</td>
<td>465</td>
<td>120</td>
<td>465</td>
<td>121</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>32</td>
<td>667</td>
<td>55.0</td>
<td>666</td>
<td>55.0</td>
<td>666</td>
<td>55.1</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>32</td>
<td>1055</td>
<td>50.2</td>
<td>1044</td>
<td>50.8</td>
<td>1047</td>
<td>50.6</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>32</td>
<td>705</td>
<td>119</td>
<td>706</td>
<td>119</td>
<td>706</td>
<td>119</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>32</td>
<td>698</td>
<td>49.5</td>
<td>698</td>
<td>49.5</td>
<td>699</td>
<td>49.5</td>
</tr>
</tbody>
</table>

SPECrate2017_int_base = 66.0
SPECrate2017_int_peak = Not Run

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
    sync; echo 3>/proc/sys/vm/drop_caches
runspec command invoked through numactl i.e.:
    numactl --interleave=all runspec <etc>
irqbalance disabled with "service irqbalance stop"
tuned profile set with "tuned-adm profile throughput-performance"
VM Dirty ratio was set to 40 using "echo 40 > /proc/sys/vm/dirty_ratio"
Numa balancing was disabled using "echo 0 > /proc/sys/kernel/numa_balancing"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/jes5.0.1-32:/home/cpu2017/jes5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4
Hewlett Packard Enterprise  
(Test Sponsor: HPE)  
Synergy 480 Gen10  
(1.80 GHz, Intel Xeon Silver 4108)  

**Platform Notes**

BIOS Configuration:  
Thermal Configuration set to Maximum Cooling  
Memory Patrol Scrubbing set to Disabled  
LLC Prefetch set to Enabled  
LLC Dead Line Allocation set to Disabled  
Workload Profile set to General Throughput Compute  
Minimum Processor Idle Power Core C-State set to C1E State  
Workload Profile set to Custom  
Sub-NUMA Clustering set to Disabled  
Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bccc091c0f  
running on sy480_hjp_suse_machine1 Wed Dec 6 06:47:21 2017

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo  
model name: Intel(R) Xeon(R) Silver 4108 CPU @ 1.80GHz  
2 "physical id"s (chips)  
32 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
cpu cores: 8  
siblings: 16  
physical 0: cores 0 1 2 3 4 5 6 7  
physical 1: cores 0 1 2 3 4 5 6 7

From lscpu:  
Architecture: x86_64  
CPU op-mode(s): 32-bit, 64-bit  
Byte Order: Little Endian  
CPU(s): 32  
On-line CPU(s) list: 0-31  
Thread(s) per core: 2  
Core(s) per socket: 8  
Socket(s): 2  
NUMA node(s): 2  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 85  
Model name: Intel(R) Xeon(R) Silver 4108 CPU @ 1.80GHz  
Stepping: 4  
CPU MHz: 1795.792  
BogoMIPS: 3591.58  
Virtualization: VT-x  
L1d cache: 32K

(Continued on next page)
Platform Notes (Continued)

L1i cache: 32K
L2 cache: 1024K
L3 cache: 11264K
NUMA node0 CPU(s): 0-7,16-23
NUMA node1 CPU(s): 8-15,24-31
Flags: fpu vme de pse tsc msr pae mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch idap atms intel_pmca cmp avx2 smep bmi2 erms invpcid rtm cqm avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
Available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 16 17 18 19 20 21 22 23
node 0 size: 193117 MB
node 0 free: 192359 MB
node 1 cpus: 8 9 10 11 12 13 14 15 24 25 26 27 28 29 30 31
node 1 size: 193533 MB
node 1 free: 192890 MB
node distances:
node 0 1
0: 10 21
1: 21 10

From /proc/meminfo
MemTotal: 395930368 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
SUSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"

(Continued on next page)
SPEC CPU2017 Integer Rate Result

Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(1.80 GHz, Intel Xeon Silver 4108)

SPECrate2017_int_base = 66.0
SPECrate2017_int_peak = Not Run

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Platform Notes (Continued)

VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
Linux sy480_hjp_suse_machine1 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Dec 6 06:45

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda4 xfs 405G 108G 297G 27% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS HPE I42 09/27/2017
Memory:
24x UNKNOWN NOT AVAILABLE 16 GB 2 rank 2666, configured at 2400

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
CC  500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base) 525.x264_r(base)
  557.xz_r(base)
==============================================================================
ICC (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
==============================================================================
CXXC 520.omnetpp_r(base) 523.xalancbmk_r(base) 531.deepsjeng_r(base)
  541.leele_r(base)
==============================================================================
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
==============================================================================

FC  548.exchange2_r(base)

(Continued on next page)
## SPEC CPU2017 Integer Rate Result

<table>
<thead>
<tr>
<th>SPECrate2017_int_base</th>
<th>66.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate2017_int_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

### Compiler Version Notes (Continued)

```text
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
```

### Base Compiler Invocation

- **C benchmarks:**
  - `icc`

- **C++ benchmarks:**
  - `icpc`

- **Fortran benchmarks:**
  - `ifort`

### Base Portability Flags

- **500.perlbench_r:** `-DSPEC_LP64 -DSPEC_LINUX_X64`
- **502.gcc_r:** `-DSPEC_LP64`
- **505.mcf_r:** `-DSPEC_LP64`
- **520.omnetpp_r:** `-DSPEC_LP64`
- **523.xalancbmk_r:** `-DSPEC_LP64 -DSPEC_LINUX`
- **525.x264_r:** `-DSPEC_LP64`
- **531.deepsjeng_r:** `-DSPEC_LP64`
- **541.leela_r:** `-DSPEC_LP64`
- **548.exchange2_r:** `-DSPEC_LP64`
- **557.xz_r:** `-DSPEC_LP64`

### Base Optimization Flags

- **C benchmarks:**
  - `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
  - `-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc`

- **C++ benchmarks:**
  - `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
  - `-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc`

- **Fortran benchmarks:**
  - `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`

(Continued on next page)
Hewlett Packard Enterprise  
(Test Sponsor: HPE)  
Synergy 480 Gen10  
(1.80 GHz, Intel Xeon Silver 4108)

SPECrate2017_int_base = 66.0
SPECrate2017_int_peak = Not Run

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Dec-2017
Hardware Availability: Oct-2017
Software Availability: Sep-2017

Base Optimization Flags (Continued)

Fortran benchmarks (continued):
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/usr/local/je5.0.1-64/lib -ljemalloc

Base Other Flags

C benchmarks:
-m64 -std=c11

C++ benchmarks:
-m64

Fortran benchmarks:
-m64

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-SKX-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-SKX-revH.xml