



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3104, 1.70 GHz)

**SPECrate®2017\_fp\_base = 45.6**

**SPECrate®2017\_fp\_peak = 46.2**

CPU2017 License: 9019


**Test Date:** Jun-2018

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Mar-2018



## Hardware

CPU Name: Intel Xeon Bronze 3104  
 Max MHz: 1700  
 Nominal: 1700  
 Enabled: 12 cores, 2 chips  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 8.25 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2133)  
 Storage: 1 x 1 TB SAS HDD, 7.2K RPM  
 Other: None

OS:

SUSE Linux Enterprise Server 12 SP2 (x86\_64)

Compiler:

4.4.103-92.56-default

Parallel:

C/C++: Version 18.0.2.199 of Intel C/C++ Compiler for Linux;

Firmware:

Fortran: Version 18.0.2.199 of Intel Fortran Compiler for Linux

File System:

No

System State:

xfs

Base Pointers:

Run level 3 (multi-user)

Peak Pointers:

64-bit

Other:

64-bit

Power Management:

None

## Software

SUSE Linux Enterprise Server 12 SP2 (x86\_64)

4.4.103-92.56-default

C/C++: Version 18.0.2.199 of Intel C/C++ Compiler for Linux;

Fortran: Version 18.0.2.199 of Intel Fortran Compiler for Linux

No

Version 3.2.3c released Mar-2018

xfs

Run level 3 (multi-user)

64-bit

64-bit

None

--



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3104, 1.70 GHz)

**SPECrate®2017\_fp\_base = 45.6**

**SPECrate®2017\_fp\_peak = 46.2**

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	12	741	162	<b>740</b>	<b>163</b>	739	163	12	<b>741</b>	<b>162</b>	743	162	741	162
507.cactuBSSN_r	12	430	35.4	430	35.3	<b>430</b>	<b>35.4</b>	12	<b>461</b>	<b>33.0</b>	473	32.1	461	33.0
508.namd_r	12	433	26.3	<b>436</b>	<b>26.2</b>	455	25.1	12	435	26.2	471	24.2	<b>456</b>	<b>25.0</b>
510.parest_r	12	964	32.6	973	32.3	<b>968</b>	<b>32.4</b>	12	948	33.1	985	31.9	<b>957</b>	<b>32.8</b>
511.povray_r	12	<b>653</b>	<b>42.9</b>	652	43.0	655	42.8	12	562	49.8	613	45.7	<b>565</b>	<b>49.6</b>
519.lbm_r	12	289	43.7	<b>289</b>	<b>43.8</b>	288	43.9	12	287	44.0	298	42.4	<b>293</b>	<b>43.2</b>
521.wrf_r	12	606	44.4	604	44.5	<b>604</b>	<b>44.5</b>	12	582	46.2	<b>582</b>	<b>46.2</b>	579	46.4
526.blender_r	12	496	36.9	495	36.9	<b>495</b>	<b>36.9</b>	12	496	36.8	495	37.0	<b>495</b>	<b>36.9</b>
527.cam4_r	12	658	31.9	<b>658</b>	<b>31.9</b>	659	31.9	12	<b>567</b>	<b>37.0</b>	568	36.9	564	37.2
538.imagick_r	12	334	89.4	<b>338</b>	<b>88.2</b>	339	87.9	12	348	85.9	333	89.5	<b>334</b>	<b>89.3</b>
544.nab_r	12	392	51.6	392	51.5	<b>392</b>	<b>51.6</b>	12	<b>433</b>	<b>46.6</b>	433	46.6	433	46.7
549.fotonik3d_r	12	853	54.8	854	54.8	<b>853</b>	<b>54.8</b>	12	855	54.7	<b>854</b>	<b>54.7</b>	854	54.7
554.roms_r	12	<b>610</b>	<b>31.3</b>	606	31.5	613	31.1	12	586	32.5	584	32.6	<b>584</b>	<b>32.6</b>

**SPECrate®2017\_fp\_base = 45.6**

**SPECrate®2017\_fp\_peak = 46.2**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"
```

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3104,  
1.70 GHz)

SPECrate®2017\_fp\_base = 45.6

SPECrate®2017\_fp\_peak = 46.2

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

## Platform Notes

BIOS Settings:

CPU performance set to Enterprise  
Power Performance Tuning set to OS Controls  
SNC set to Disabled  
IMC Interleaving set to 1-way Interleave  
Patrol Scrub set to Disabled  
Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f  
running on linux-uezu Wed Jun 6 17:07:51 2018

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo  
model name : Intel(R) Xeon(R) Bronze 3104 CPU @ 1.70GHz  
2 "physical id"s (chips)  
12 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following  
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
cpu cores : 6  
siblings : 6  
physical 0: cores 0 1 2 3 4 5  
physical 1: cores 0 1 2 3 4 5

From lscpu:  
Architecture: x86\_64  
CPU op-mode(s): 32-bit, 64-bit  
Byte Order: Little Endian  
CPU(s): 12  
On-line CPU(s) list: 0-11  
Thread(s) per core: 1  
Core(s) per socket: 6  
Socket(s): 2  
NUMA node(s): 2  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 85  
Model name: Intel(R) Xeon(R) Bronze 3104 CPU @ 1.70GHz

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3104,  
1.70 GHz)

SPECrate®2017\_fp\_base = 45.6

SPECrate®2017\_fp\_peak = 46.2

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Platform Notes (Continued)

Stepping: 4  
CPU MHz: 1699.999  
CPU max MHz: 1700.0000  
CPU min MHz: 800.0000  
BogoMIPS: 3400.01  
Virtualization: VT-x  
L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 8448K  
NUMA node0 CPU(s): 0-5  
NUMA node1 CPU(s): 6-11  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc aperfmpfperf eagerfpu pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch arat epb invpcid\_single pln pts dtherm hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req intel\_pt spec\_ctrl kaiser tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm\_llc cqm\_occup\_llc

/proc/cpuinfo cache data  
cache size : 8448 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0-1)  
node 0 cpus: 0 1 2 3 4 5  
node 0 size: 193018 MB  
node 0 free: 185269 MB  
node 1 cpus: 6 7 8 9 10 11  
node 1 size: 193504 MB  
node 1 free: 189526 MB  
node distances:  
node 0 1  
0: 10 21  
1: 21 10

From /proc/meminfo  
MemTotal: 395799220 kB  
HugePages\_Total: 0  
Hugepagesize: 2048 kB

From /etc/\*release\* /etc/\*version\*  
SuSE-release:

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3104,  
1.70 GHz)

SPECrate®2017\_fp\_base = 45.6

SPECrate®2017\_fp\_peak = 46.2

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Platform Notes (Continued)

SUSE Linux Enterprise Server 12 (x86\_64)

VERSION = 12

PATCHLEVEL = 2

# This file is deprecated and will be removed in a future service pack or release.  
# Please check /etc/os-release for details about this release.

os-release:

NAME="SLES"

VERSION="12-SP2"

VERSION\_ID="12.2"

PRETTY\_NAME="SUSE Linux Enterprise Server 12 SP2"

ID="sles"

ANSI\_COLOR="0;32"

CPE\_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:

Linux linux-uezu 4.4.103-92.56-default #1 SMP Wed Dec 27 16:24:31 UTC 2017 (2fd2155)  
x86\_64 x86\_64 x86\_64 GNU/Linux

run-level 3 Jan 1 10:42

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda1	xfs	894G	115G	780G	13%	/

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.3c.0.0307181316 03/07/2018

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666, configured at 2133

(End of data from sysinfo program)

## Compiler Version Notes

=====

C | 519.lbm\_r(base, peak) 538.imagick\_r(base, peak)  
| 544.nab\_r(base, peak)

=====

icc (ICC) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

=====

C++ | 508.namd\_r(base, peak) 510.parest\_r(base, peak)

=====

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3104,  
1.70 GHz)

SPECrate®2017\_fp\_base = 45.6

SPECrate®2017\_fp\_peak = 46.2

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Compiler Version Notes (Continued)

icpc (ICC) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

C++, C | 511.povray\_r(base, peak) 526.blender\_r(base, peak)

=====

icpc (ICC) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

icc (ICC) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

C++, C, Fortran | 507.cactuBSSN\_r(base, peak)

=====

icpc (ICC) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

icc (ICC) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

ifort (IFORT) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)

| 554.roms\_r(base, peak)

=====

ifort (IFORT) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf\_r(base, peak) 527.cam4\_r(base, peak)

=====

ifort (IFORT) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

icc (ICC) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3104,  
1.70 GHz)

SPECrate®2017\_fp\_base = 45.6

SPECrate®2017\_fp\_peak = 46.2

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Base Compiler Invocation (Continued)

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:

icpc -m64icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:

icpc -m64icc -m64 -std=c11 ifort -m64

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64  
507.cactuBSSN\_r: -DSPEC\_LP64  
508.namd\_r: -DSPEC\_LP64  
510.parest\_r: -DSPEC\_LP64  
511.povray\_r: -DSPEC\_LP64  
519.lbm\_r: -DSPEC\_LP64  
521.wrf\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian  
526.blender\_r: -DSPEC\_LP64 -DSPEC\_LINUX -funsigned-char  
527.cam4\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG  
538.imagick\_r: -DSPEC\_LP64  
544.nab\_r: -DSPEC\_LP64  
549.fotonik3d\_r: -DSPEC\_LP64  
554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3104,  
1.70 GHz)

SPECrate®2017\_fp\_base = 45.6

SPECrate®2017\_fp\_peak = 46.2

CPU2017 License: 9019

Test Date: Jun-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Base Optimization Flags (Continued)

Fortran benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Peak Portability Flags

Same as Base Portability Flags



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3104,  
1.70 GHz)

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**SPECrate®2017\_fp\_base = 45.6**

**SPECrate®2017\_fp\_peak = 46.2**

**Test Date:** Jun-2018

**Hardware Availability:** Aug-2017

**Software Availability:** Mar-2018

## Peak Optimization Flags

C benchmarks:

```
519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

```
538.imagick_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3
```

544.nab\_r: Same as 519.lbm\_r

C++ benchmarks:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
503.bwaves_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3  
-nostandard-realloc-lhs -align array32byte
```

549.fotonik3d\_r: Same as 503.bwaves\_r

```
554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs  
-align array32byte
```

Benchmarks using both Fortran and C:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Bronze 3104,  
1.70 GHz)

SPECrate®2017\_fp\_base = 45.6

SPECrate®2017\_fp\_peak = 46.2

**CPU2017 License:** 9019

**Test Date:** Jun-2018

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Mar-2018

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.2 on 2018-06-06 17:07:50-0400.

Report generated on 2023-03-03 16:11:42 by CPU2017 PDF formatter v6442.

Originally published on 2018-06-26.