Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>SPECspeed2017_fp_base</th>
<th>SPECspeed2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>179</td>
<td>Not Run</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>83.8</td>
<td></td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>76.8</td>
<td></td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>151</td>
<td></td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>51.9</td>
<td></td>
</tr>
<tr>
<td>638.imagick_s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>644.nab_s</td>
<td>232</td>
<td></td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td></td>
<td></td>
</tr>
<tr>
<td>654.roms_s</td>
<td>315</td>
<td></td>
</tr>
</tbody>
</table>

**Hardware**

- **CPU Name:** Intel Xeon Platinum 8176M
- **Max MHz.:** 3800
- **Nominal:** 2100
- **Enabled:** 112 cores, 4 chips
- **Orderable:** 2,4 Chips
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **L2:** 1 MB I+D on chip per core
- **L3:** 38.5 MB I+D on chip per chip
- **Orderable:** None
- **Memory:** 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)
- **Storage:** 1 x 400 GB SSD SAS
- **Other:** None

**Software**

- **OS:** SUSE Linux Enterprise Server 12 SP2(x86_64)
- **Compiler:** C/C++: Version 18.0.2.199 of Intel C/C++ Compiler for Linux;
  Fortran: Version 18.0.2.199 of Intel Fortran Compiler for Linux
- **Parallel:** Yes
- **Firmware:** Version 3.2.3c released Mar-2018
- **File System:** xfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** Not Applicable
- **Other:** jemalloc memory allocator V5.0.1
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

SPEC.cpu2017_fp_base = 179
SPEC.cpu2017_fp_peak = Not Run

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Base</td>
<td></td>
<td>Peak</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>603.bwaves_s</td>
<td>112</td>
<td>79.4</td>
<td>743</td>
<td>79.7</td>
<td>740</td>
<td>79.1</td>
<td>746</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>112</td>
<td>69.0</td>
<td>241</td>
<td>68.7</td>
<td>243</td>
<td>68.9</td>
<td>242</td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>112</td>
<td>63.0</td>
<td>83.2</td>
<td><strong>62.5</strong></td>
<td><strong>83.8</strong></td>
<td>62.4</td>
<td>83.9</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>112</td>
<td><strong>172</strong></td>
<td><strong>76.8</strong></td>
<td>172</td>
<td>76.9</td>
<td>174</td>
<td>75.8</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>112</td>
<td>58.4</td>
<td>152</td>
<td>59.2</td>
<td>150</td>
<td><strong>58.6</strong></td>
<td><strong>151</strong></td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>112</td>
<td><strong>229</strong></td>
<td><strong>51.9</strong></td>
<td>227</td>
<td>52.3</td>
<td>234</td>
<td>50.7</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>112</td>
<td>61.1</td>
<td>236</td>
<td><strong>62.2</strong></td>
<td><strong>232</strong></td>
<td>62.5</td>
<td>231</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>112</td>
<td>38.3</td>
<td>456</td>
<td><strong>38.2</strong></td>
<td><strong>457</strong></td>
<td>38.1</td>
<td>459</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>112</td>
<td>79.6</td>
<td>114</td>
<td>83.0</td>
<td>110</td>
<td><strong>82.8</strong></td>
<td><strong>110</strong></td>
</tr>
<tr>
<td>654.roms_s</td>
<td>112</td>
<td>50.3</td>
<td>313</td>
<td><strong>50.0</strong></td>
<td><strong>315</strong></td>
<td>49.7</td>
<td>317</td>
</tr>
</tbody>
</table>

SPEC.cpu2017_fp_base = 179
SPEC.cpu2017_fp_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/opt/cpu2017/lib/ia32:/opt/cpu2017/lib/intel64"
OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-6700K CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>/proc/sys/vm/drop_caches
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
SPEC CPU2017 Floating Point Speed Result

Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

SPECspeed2017_fp_base = 179
SPECspeed2017_fp_peak = Not Run

Platform Notes

BIOS Settings:
- Intel HyperThreading Technology set to Disabled
- CPU performance set to Enterprise
- Power Performance Tuning set to OS Controls
- SNC set to Disabled
- Patrol Scrub set to Disabled
- Sysinfo program /opt/cpu2017/bin/sysinfo
- Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618b6c091c0f
- running on linux-vb5q Thu Nov 15 01:01:43 2018

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
- model name : Intel(R) Xeon(R) Platinum 8176M CPU @ 2.10GHz
- 4 "physical id"s (chips)
- 112 "processors"
- cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  - cpu cores : 28
  - siblings : 28
  - physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27 28 29 30
  - physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27 28 29 30
  - physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27 28 29 30
  - physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27 28 29 30

From lscpu:
- Architecture: x86_64
- CPU op-mode(s): 32-bit, 64-bit
- Byte Order: Little Endian
- CPU(s): 112
- On-line CPU(s) list: 0-111
- Thread(s) per core: 1
- Core(s) per socket: 28
- Socket(s): 4
- NUMA node(s): 4
- Vendor ID: GenuineIntel
- CPU family: 6
- Model: 85
- Model name: Intel(R) Xeon(R) Platinum 8176M CPU @ 2.10GHz
- Stepping: 4
- CPU MHz: 1000.109

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

SPECspeed2017_fp_base = 179
SPECspeed2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Nov-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Platform Notes (Continued)

CPU max MHz: 3800.0000
CPU min MHz: 1000.0000
BogoMIPS: 4199.97
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 39424K
NUMA node0 CPU(s): 0-27
NUMA node1 CPU(s): 28-55
NUMA node2 CPU(s): 56-83
NUMA node3 CPU(s): 84-111

Flags: fpu vme de pse tsc msr pae mce cx8 sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpref eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt spec_ctrl kaiser tpr_shadow
vmx flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid
rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw
avx512vl xsaveopt xsaves opt xgetbv1 cqm_llc cqm_occup_llc

/proc/cpuinfo cache data
  cache size : 39424 KB

From numactl --hardware WARNING: a numactl 'node' might or may not correspond to a
physical chip.
  available: 4 nodes (0-3)
  node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
  node 0 size: 385463 MB
  node 0 free: 380042 MB
  node 1 cpus: 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
  node 1 size: 387057 MB
  node 1 free: 384483 MB
  node 2 cpus: 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
  node 2 size: 387057 MB
  node 2 free: 384483 MB
  node 3 cpus: 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105
  node 3 size: 387054 MB
  node 3 free: 382166 MB
  node distances:
    node 0 1 2 3
    0: 10 21 21 21

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

SPEC CPU2017 Floating Point Speed Result

SPECspeed2017_fp_base = 179
SPECspeed2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Nov-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Platform Notes (Continued)

1: 21 10 21 21
2: 21 21 21 21
3: 21 21 21 10

From /proc/meminfo
MemTotal: 1583751092 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
  Linux linux-vb5q 4.4.103-92.56-default #1 SMP Wed Dec 27 16:24:31 UTC 2017 (2fd2155)
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 2 23:07

SPEC is set to: /opt/cpu2017

Filesystem Type Size Used Avail Use% Mounted on
/dev/sda1 xfs 280G 90G 190G 33% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B480M5.3.2.3c.0.0307181316 03/07/2018
Memory:
  48x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666

(End of data from sysinfo program)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

SPECspeed2017_fp_base = 179
SPECspeed2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Nov-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Compiler Version Notes

==============================================================================
CC  619.lbm_s(base) 638.imagick_s(base) 644.nab_s(base)
------------------------------------------------------------------------------
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
FC  607.cactuBSSN_s(base)
------------------------------------------------------------------------------
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
FC  603.bwaves_s(base) 649.fotonik3d_s(base) 654.roms_s(base)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
CC  621.wrf_s(base) 627.cam4_s(base) 628.pop2_s(base)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Nov-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

SPEC CPU2017 Floating Point Speed Result
Copyright 2017-2018 Standard Performance Evaluation Corporation

SPECspeed2017_fp_base = 179
SPECspeed2017_fp_peak = Not Run

Base Compiler Invocation (Continued)
Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags
603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags
C benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc

Fortran benchmarks:
-Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
-nostandard-realloc-lhs -L/usr/local/je5.0.1-64/lib -ljemalloc

Benchmarks using both Fortran and C:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -L/usr/local/je5.0.1-64/lib -ljemalloc

Benchmarks using Fortran, C, and C++:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -L/usr/local/je5.0.1-64/lib -ljemalloc
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_fp_base</th>
<th>179</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed2017_fp_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Nov-2018  
**Hardware Availability:** Aug-2017  
**Software Availability:** Mar-2018

The flags files that were used to format this result can be browsed at:


You can also download the XML flags sources by saving the following links:


SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2018-11-15 01:01:43-0500.  
Report generated on 2018-12-11 14:59:01 by CPU2017 PDF formatter v6067.  
Originally published on 2018-12-11.