Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6140M, 2.30 GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Nov-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

CPU Name: Intel Xeon Gold 6140M
Max MHz.: 3700
Nominal: 2300
Enabled: 72 cores, 4 chips
Orderable: 2,4 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 24.75 MB I+D on chip per chip
Other: None
Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)
Storage: 1 x 400 GB SSD SAS
Other: None

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64)
4.4.120-92.70-default
Compiler: C/C++: Version 18.0.2.199 of Intel C/C++
Compiler for Linux;
Fortran: Version 18.0.2.199 of Intel Fortran
Compiler for Linux
Parallel: Yes
Firmware: Version 3.2.3c released Mar-2018
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: Not Applicable
Other: jemalloc memory allocator V5.0.1

SPECspeed2017_fp_base = 157
SPECspeed2017_fp_peak = Not Run
**Cisco Systems**

Cisco UCS B480 M5 (Intel Xeon Gold 6140M, 2.30 GHz)

**SPEC CPU2017 Floating Point Speed Result**

Copyright 2017-2018 Standard Performance Evaluation Corporation

---

**SPECspeed2017_fp_base =** 157

**SPECspeed2017_fp_peak =** Not Run

---

**Results Table**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>72</td>
<td>73.7</td>
<td>801</td>
<td>74.6</td>
<td>790</td>
<td>73.9</td>
<td>798</td>
<td>72</td>
<td>73.7</td>
<td>801</td>
<td>74.6</td>
<td>790</td>
<td>73.9</td>
<td>798</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>72</td>
<td>82.5</td>
<td>202</td>
<td>82.1</td>
<td>203</td>
<td>82.0</td>
<td>203</td>
<td>72</td>
<td>82.5</td>
<td>202</td>
<td>82.1</td>
<td>203</td>
<td>82.0</td>
<td>203</td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>72</td>
<td>67.7</td>
<td>77.3</td>
<td>64.8</td>
<td>80.8</td>
<td>65.1</td>
<td>80.5</td>
<td>72</td>
<td>67.7</td>
<td>77.3</td>
<td>64.8</td>
<td>80.8</td>
<td>65.1</td>
<td>80.5</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>72</td>
<td>178</td>
<td>74.4</td>
<td>180</td>
<td>73.5</td>
<td>177</td>
<td>74.8</td>
<td>72</td>
<td>178</td>
<td>74.4</td>
<td>180</td>
<td>73.5</td>
<td>177</td>
<td>74.8</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>72</td>
<td>70.5</td>
<td>126</td>
<td>69.8</td>
<td>127</td>
<td>69.8</td>
<td>127</td>
<td>72</td>
<td>70.5</td>
<td>126</td>
<td>69.8</td>
<td>127</td>
<td>69.8</td>
<td>127</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>72</td>
<td>247</td>
<td>48.0</td>
<td>247</td>
<td>48.1</td>
<td>246</td>
<td>48.2</td>
<td>72</td>
<td>247</td>
<td>48.0</td>
<td>247</td>
<td>48.1</td>
<td>246</td>
<td>48.2</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>72</td>
<td>80.1</td>
<td>180</td>
<td>78.0</td>
<td>185</td>
<td>81.4</td>
<td>177</td>
<td>72</td>
<td>80.1</td>
<td>180</td>
<td>78.0</td>
<td>185</td>
<td>81.4</td>
<td>177</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>72</td>
<td>47.4</td>
<td>369</td>
<td>47.2</td>
<td>370</td>
<td>47.3</td>
<td>370</td>
<td>72</td>
<td>47.4</td>
<td>369</td>
<td>47.2</td>
<td>370</td>
<td>47.3</td>
<td>370</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>72</td>
<td>81.7</td>
<td>112</td>
<td>81.5</td>
<td>112</td>
<td>84.3</td>
<td>108</td>
<td>72</td>
<td>81.7</td>
<td>112</td>
<td>81.5</td>
<td>112</td>
<td>84.3</td>
<td>108</td>
</tr>
<tr>
<td>654.roms_s</td>
<td>72</td>
<td>75.6</td>
<td>208</td>
<td>74.2</td>
<td>212</td>
<td>73.6</td>
<td>214</td>
<td>72</td>
<td>75.6</td>
<td>208</td>
<td>74.2</td>
<td>212</td>
<td>73.6</td>
<td>214</td>
</tr>
</tbody>
</table>

---

**SPECspeed2017_fp_base =** 157

**SPECspeed2017_fp_peak =** Not Run

---

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

---

**Operating System Notes**

Stack size set to unlimited using "ulimit -s unlimited"

---

**General Notes**

Environment variables set by runcpu before the start of the run:

- KMP_AFFINITY = "granularity=fine,compact"
- LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"
- OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-6700K CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

# SPEC CPU2017 Floating Point Speed Result

**Cisco Systems**

Cisco UCS B480 M5 (Intel Xeon Gold 6140M, 2.30 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_fp_base</th>
<th>157</th>
</tr>
</thead>
</table>

| SPECspeed2017_fp_peak | Not Run |

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Test Date:</td>
<td>Nov-2018</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Aug-2017</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>Mar-2018</td>
</tr>
</tbody>
</table>

## Platform Notes

BIOS Settings:
- Intel HyperThreading Technology set to Disabled
- CPU performance set to Enterprise
- Power Performance Tuning set to OS Controls
- SNC set to Disabled
- Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bce091c0f
running on linux-xy4f Sun Nov 18 05:50:42 2018

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Gold 6140M CPU @ 2.30GHz
  4 "physical id"s (chips)
  72 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 18
  siblings : 18
  physical 0: cores  0  1  2  3  4  8  9 10 11 16 17 18 19 20 24 25 26 27
  physical 1: cores  0  1  2  3  4  8  9 10 11 16 17 18 19 20 24 25 26 27
  physical 2: cores  0  1  2  3  4  8  9 10 11 16 17 18 19 20 24 25 26 27
  physical 3: cores  0  1  2  3  4  8  9 10 11 16 17 18 19 20 24 25 26 27
```

From lscpu:

```
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                72
On-line CPU(s) list:   0-71
Thread(s) per core:    1
Core(s) per socket:    18
Socket(s):             4
NUMA node(s):          4
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 85
Model name:            Intel(R) Xeon(R) Gold 6140M CPU @ 2.30GHz
Stepping:              4
CPU MHz:               1211.547
CPU max MHz:           3700.0000
CPU min MHz:           1000.0000
BogoMIPS:              4599.99
Virtualization:        VT-x
```

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6140M, 2.30 GHz)

SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

SPECspeed2017_fp_base = 157
SPECspeed2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Nov-2018
Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Platform Notes (Continued)

L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 25344K
NUMA node0 CPU(s): 0-17
NUMA node1 CPU(s): 18-35
NUMA node2 CPU(s): 36-53
NUMA node3 CPU(s): 54-71
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmrperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpre pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_cts x2apic movbe popcnt

tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
node 0 size: 385624 MB
node 0 free: 378456 MB
node 1 cpus: 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
node 1 size: 387057 MB
node 1 free: 380266 MB
node 2 cpus: 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53
node 2 size: 387057 MB
node 2 free: 380266 MB
node 3 cpus: 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71
node 3 size: 387054 MB
node 3 free: 383253 MB
node distances:
node 0 1 2 3
0: 10 21 21 21
1: 21 10 21 21
2: 21 21 10 21
3: 21 21 21 10

From /proc/meminfo
MemTotal: 1583916164 kB
HugePages_Total: 0

(Continued on next page)
### SPEC CPU2017 Floating Point Speed Result

**Cisco Systems**  
Cisco UCS B480 M5 (Intel Xeon Gold 6140M, 2.30 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_fp_base</th>
<th>157</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed2017_fp_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Date:** Nov-2018  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Hardware Availability:** Aug-2017  
**Software Availability:** Mar-2018

#### Platform Notes (Continued)

- **Hugepagesize:** 2048 kB
- **From /etc/*release* /etc/*version*:**
  ```
  SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
  os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp2"
  ```

- **uname -a:**
  ```
  Linux linux-xy4f 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
  x86_64 x86_64 x86_64 GNU/Linux
  ```

- **run-level 3 Jan 3 00:13**

- **SPEC is set to:** /home/cpu2017
  ```
  Filesystem     Type  Size  Used Avail Use% Mounted on
  /dev/sda1      xfs   224G   90G  135G  40% /
  ```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

- **BIOS Cisco Systems, Inc. B480M5.3.2.3c.0.0307181316 03/07/2018**
- **Memory:**
  ```
  48x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666
  ```

(End of data from sysinfo program)

#### Compiler Version Notes

```
CC 619.lbm_s(base) 638.imagick_s(base) 644.nab_s(base)
```
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6140M, 2.30 GHz)

SPECspeed2017_fp_base = 157
SPECspeed2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Nov-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Compiler Version Notes (Continued)

==============================================================================
FC 607.cactuBSSN_s(base)
==============================================================================
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
==============================================================================

==============================================================================
FC 603.bwaves_s(base) 649.fotonik3d_s(base) 654.roms_s(base)
==============================================================================
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
==============================================================================

==============================================================================
CC 621.wrf_s(base) 627.cam4_s(base) 628.pop2_s(base)
==============================================================================
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
==============================================================================

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6140M, 2.30 GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
<th>Test Date:</th>
<th>Nov-2018</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
<td>Hardware Availability:</td>
<td>Aug-2017</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
<td>Software Availability:</td>
<td>Mar-2018</td>
</tr>
</tbody>
</table>

SPECspeed2017_fp_base = 157
SPECspeed2017_fp_peak = Not Run

### Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

### Base Optimization Flags

C benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc

Fortran benchmarks:
-Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
-nostandard-realloc-lhs -L/usr/local/je5.0.1-64/lib -ljemalloc

Benchmarks using both Fortran and C:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -L/usr/local/je5.0.1-64/lib -ljemalloc

Benchmarks using Fortran, C, and C++:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -L/usr/local/je5.0.1-64/lib -ljemalloc

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-12-21.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6140M, 2.30 GHz)

SPEC CPU2017 Floating Point Speed Result

SPECspeed2017_fp_base = 157
SPECspeed2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Nov-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2018-11-18 05:50:41-0500.
Report generated on 2018-12-11 15:00:51 by CPU2017 PDF formatter v6067.
Originally published on 2018-12-11.