## SPEC® CPU2017 Integer Speed Result

### Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4116 2.10 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_int_base</th>
<th>SPECspeed2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.24</td>
<td>7.43</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Dec-2018  
**Hardware Availability:** Aug-2017  
**Software Availability:** Oct-2018

### Threads

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>SPECspeed2017_int_base</th>
<th>SPECspeed2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>24</td>
<td>6.07</td>
<td>6.55</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>24</td>
<td>7.61</td>
<td>9.22</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>24</td>
<td>4.62</td>
<td>9.33</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>24</td>
<td>4.59</td>
<td></td>
</tr>
<tr>
<td>623.xalancbmk_s</td>
<td>24</td>
<td>7.69</td>
<td></td>
</tr>
<tr>
<td>625.x264_s</td>
<td>24</td>
<td>8.28</td>
<td>10.5</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>24</td>
<td>4.32</td>
<td>10.9</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>24</td>
<td>3.67</td>
<td>10.9</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>24</td>
<td></td>
<td></td>
</tr>
<tr>
<td>657.xz_s</td>
<td>24</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Hardware

- **CPU Name:** Intel Xeon Silver 4116  
- **Max MHz.:** 3000  
- **Nominal:** 2100  
- **Enabled:** 24 cores, 2 chips  
- **Orderable:** 1.2 Chips  
- **Cache L1:** 32 KB I + 32 KB D on chip per core  
- **L2:** 1 MB I+D on chip per core  
- **L3:** 16.5 MB I+D on chip per chip  
- **Other:** None  
- **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2666V-R, running at 2400)  
- **Storage:** 1 x 400 GB SAS SSD  
- **Other:** None

### Software

- **Operating System (OS):** SUSE Linux Enterprise Server 12 SP2 (x86_64)  
- **Compiler:** C/C++: Version 19.0.1.144 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.1.144 of Intel Fortran Compiler for Linux  
- **Parallel:** Yes  
- **Firmware:** Version 4.0.1 released Oct-2018  
- **File System:** xfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** 32/64-bit  
- **Other:** jemalloc memory allocator V5.0.1
## Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>24</td>
<td>349</td>
<td>5.09</td>
<td>350</td>
<td>5.07</td>
<td>350</td>
<td>5.07</td>
<td>24</td>
<td>293</td>
<td>6.06</td>
<td>294</td>
<td>6.05</td>
<td>293</td>
<td>6.05</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>24</td>
<td>520</td>
<td>7.65</td>
<td>523</td>
<td>7.61</td>
<td>525</td>
<td>7.59</td>
<td>24</td>
<td>513</td>
<td>7.76</td>
<td>514</td>
<td>7.74</td>
<td>514</td>
<td>7.75</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>24</td>
<td>342</td>
<td>4.77</td>
<td>354</td>
<td>4.61</td>
<td>353</td>
<td>4.62</td>
<td>24</td>
<td>355</td>
<td>4.59</td>
<td>369</td>
<td>4.42</td>
<td>346</td>
<td>4.72</td>
</tr>
<tr>
<td>623.xalanchmk_s</td>
<td>24</td>
<td>184</td>
<td>7.70</td>
<td>185</td>
<td>7.66</td>
<td>184</td>
<td>7.69</td>
<td>24</td>
<td>171</td>
<td>8.26</td>
<td>171</td>
<td>8.28</td>
<td>170</td>
<td>8.31</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>24</td>
<td>168</td>
<td>10.5</td>
<td>168</td>
<td>10.5</td>
<td>168</td>
<td>10.5</td>
<td>24</td>
<td>168</td>
<td>10.5</td>
<td>168</td>
<td>10.5</td>
<td>168</td>
<td>10.5</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>24</td>
<td>332</td>
<td>4.32</td>
<td>332</td>
<td>4.32</td>
<td>331</td>
<td>4.32</td>
<td>24</td>
<td>336</td>
<td>4.26</td>
<td>336</td>
<td>4.26</td>
<td>335</td>
<td>4.27</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>24</td>
<td>465</td>
<td>3.67</td>
<td>465</td>
<td>3.67</td>
<td>465</td>
<td>3.67</td>
<td>24</td>
<td>466</td>
<td>3.66</td>
<td>466</td>
<td>3.66</td>
<td>466</td>
<td>3.66</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>24</td>
<td>270</td>
<td>10.9</td>
<td>270</td>
<td>10.9</td>
<td>272</td>
<td>10.8</td>
<td>24</td>
<td>270</td>
<td>10.9</td>
<td>270</td>
<td>10.9</td>
<td>270</td>
<td>10.9</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>24</td>
<td>357</td>
<td>17.3</td>
<td>357</td>
<td>17.3</td>
<td>360</td>
<td>17.2</td>
<td>24</td>
<td>355</td>
<td>17.4</td>
<td>353</td>
<td>17.5</td>
<td>356</td>
<td>17.4</td>
</tr>
</tbody>
</table>

SPECspeed2017_int_base = 7.24
SPECspeed2017_int_peak = 7.43

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"
OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
   sync; echo 3> /proc/sys/vm/drop_caches
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4116 2.10 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_int_base</th>
<th>SPECspeed2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.24</td>
<td>7.43</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Date:** Dec-2018  
**Test Sponsor:** Cisco Systems  
**Hardware Availability:** Aug-2017  
**Tested by:** Cisco Systems  
**Software Availability:** Oct-2018

---

**Platform Notes**

BIOS Settings:
- Intel HyperThreading Technology set to Disabled
- CPU performance set to Enterprise
- Power Performance Tuning set to OS Controls
- SNC set to Disabled
- Patrol Scrub set to Disabled
- Sysinfo program /home/cpu2017/bin/sysinfo
- Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618b091c0f
- running on linux-yoo1 Mon Dec 10 14:22:37 2018

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
- model name: Intel(R) Xeon(R) Silver 4116 CPU @ 2.10GHz
  - 2 "physical id"s (chips)
  - 24 "processors"
- cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  - cpu cores: 12
  - siblings: 12
  - physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
  - physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13

From lscpu:
- Architecture: x86_64
- CPU op-mode(s): 32-bit, 64-bit
- Byte Order: Little Endian
- CPU(s): 24
- On-line CPU(s) list: 0-23
- Thread(s) per core: 1
- Core(s) per socket: 12
- Socket(s): 2
- NUMA node(s): 2
- Vendor ID: GenuineIntel
- CPU family: 6
- Model: 85
- Model name: Intel(R) Xeon(R) Silver 4116 CPU @ 2.10GHz
- Stepping: 4
- CPU MHz: 1340.077
- CPU max MHz: 3000.0000
- CPU min MHz: 800.0000
- BogoMIPS: 4190.17
- Virtualization: VT-x
- L1d cache: 32K
- L1i cache: 32K

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4116 2.10 GHz)

SPECspeed2017_int_base = 7.24
SPECspeed2017_int_peak = 7.43

Platform Notes (Continued)

L2 cache: 1024K
L3 cache: 16896K
NUMA node0 CPU(s): 0-11
NUMA node1 CPU(s): 12-23
Flags: fpu vme de pse tsc msr pae mca cmov
       pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpes gb dtsc
       lm constant_tsc art arch_perfmon pebs bts rep_good ntoplay nonstop_tsc
       aperfmpref eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
       fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
       xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat pefb invpcid_single pln pts
dtherm hwact_window hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_ctxsw spec_ctrl stibp
       rettopoline kaiser tpr_shadow vmni flexpriority ept vpid fsgsbase tsc_adjust bni hle
       avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt
c1wb avx512cd avx512bw avx512vl xsaveopt xsavexc xgetbv1 cqm_llc cqm_occun_llc

/proc/cpuinfo cache data
   cache size: 16896 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
   physical chip.
   available: 2 nodes (0-1)
   node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11
   node 0 size: 385626 MB
   node 0 free: 385141 MB
   node 1 cpus: 12 13 14 15 16 17 18 19 20 21 22 23
   node 1 size: 387054 MB
   node 1 free: 386646 MB
   node distances:
   node 0 1
   0: 10 21
   1: 21 10

From /proc/meminfo
   MemTotal: 791225600 kB
   HugePages_Total: 0
   Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
   SuSE-release:
   SUSE Linux Enterprise Server 12 (x86_64)
   VERSION = 12
   PATCHLEVEL = 2
   # This file is deprecated and will be removed in a future service pack or release.
   # Please check /etc/os-release for details about this release.
   os-release:
   NAME="SLES"
   VERSION="12-SP2"

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4116 2.10 GHz)

SPEC CPU2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

SPECspeed2017_int_base = 7.24
SPECspeed2017_int_peak = 7.43

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Dec-2018
Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: Oct-2018

Platform Notes (Continued)

VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
Linux linux-yoo1 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
x86_64 x86_64 x86_64 GNU/Linux
unlevel 3 Dec 10 14:20

SPEC is set to: /home/cpu2017

Filesystem Type Size Used Avail Use% Mounted on
/dev/sda1 xfs 224G 117G 108G 52% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M5.4.0.1.139.1003182220 10/03/2018
Memory:
12x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666, configured at 2400
12x 0xCE00 M393A4K40CB2-CTD 32 GB 2 rank 2666, configured at 2400

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
CC 600.perlbench_s(base) 602.gcc_s(base) 605.mcf_s(base) 625.x264_s(base, peak) 657.xz_s(base)
==============================================================================

icc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
==============================================================================

==============================================================================
CC 600.perlbench_s(peak) 602.gcc_s(peak) 605.mcf_s(peak) 657.xz_s(peak)
==============================================================================

icc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
==============================================================================

==============================================================================
CXXC 620.omnetpp_s(base) 623.xalancbmk_s(base) 631.deepsjeng_s(base)
==============================================================================

(Continued on next page)
# SPEC CPU2017 Integer Speed Result

## Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4116 2.10 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_int_base</th>
<th>7.24</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed2017_int_peak</td>
<td>7.43</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Test Date:</td>
<td>Dec-2018</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Aug-2017</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>Oct-2018</td>
</tr>
</tbody>
</table>

### Compiler Version Notes (Continued)

```
641.leela_s(base)
```

```plaintext
icpc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
```

```
CXXC 620.omnetpp_s(peak) 623.xalancbmk_s(peak) 631.deepsjeng_s(peak)
641.leela_s(peak)
```

```plaintext
icpc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
```

```
FC 648.exchange2_s(base, peak)
```

```plaintext
ifort (IFORT) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
```

### Base Compiler Invocation

**C benchmarks:**
```
icc -m64 -std=c11
```

**C++ benchmarks:**
```
icpc -m64
```

**Fortran benchmarks:**
```
ifort -m64
```

### Base Portability Flags

```
600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
```

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4116 2.10 GHz)

SPEC CPU2017 Integer Speed Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

SPECspeed2017_int_base = 7.24
SPECspeed2017_int_peak = 7.43

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Dec-2018
Hardware Availability: Aug-2017
Tested by: Cisco Systems
Software Availability: Oct-2018

Base Portability Flags (Continued)
657.xz_s: -DSPEC_LP64

Base Optimization Flags
C benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

C++ benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

Peak Compiler Invocation
C benchmarks:
icc -m64 -std=c11

C++ benchmarks (except as noted below):
icpc -m64

623.xalancbmk_s: icpc -m32 -L/opt/intel/lib/ia32

Fortran benchmarks:
ifort -m64

Peak Portability Flags
600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64

(Continued on next page)
SPEC CPU2017 Integer Speed Result

Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4116 2.10 GHz)

SPECspeed2017_int_base = 7.24
SPECspeed2017_int_peak = 7.43

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Dec-2018
Hardware Availability: Aug-2017
Tested by: Cisco Systems
Software Availability: Oct-2018

Peak Portability Flags (Continued)

631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -fno-strict-overflow
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

602.gcc_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -L/home/cpu2017/je5.0.1-64/ -ljemalloc

605.mcf_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

625.x264_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

657.xz_s: Same as 602.gcc_s

C++ benchmarks:

620.omnetpp_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

623.xalancbmk_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-32/ -ljemalloc

(Continued on next page)
SPEC CPU2017 Integer Speed Result

Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4116 2.10 GHz)

SPECspeed2017_int_base = 7.24
SPECspeed2017_int_peak = 7.43

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Dec-2018
Hardware Availability: Aug-2017
Software Availability: Oct-2018

Peak Optimization Flags (Continued)

631.deepsjeng_s: Same as 620.omnetpp_s
641.leela_s: Same as 620.omnetpp_s

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2018-12-10 03:52:36-0500.
Originally published on 2019-01-29.