Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4112 2.60 GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Hardware
CPU Name: Intel Xeon Silver 4112
Max MHz.: 3000
Nominal: 2600
Enabled: 8 cores, 2 chips, 2 threads/core
Orderable: 1.2 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 8.25 MB I+D on chip per chip
Other: None
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2666V-R, running at 2400)
Storage: 1 x 400 GB SAS SSD
Other: None

Software
OS: SUSE Linux Enterprise Server 12 SP2 (x86_64)
4.4.120-92.70-default
Compiler: C/C++: Version 19.0.1.144 of Intel C/C++
Compiler for Linux:
Fortran: Version 19.0.1.144 of Intel Fortran
Compiler for Linux:
Parallel: No
Firmware: Version 4.0.1 released Oct-2018
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1

SPEC® CPU2017 Integer Rate Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

SPECrate2017_int_base = 44.1
SPECrate2017_int_peak = 46.7

Test Date: Dec-2018
Hardware Availability: Aug-2017
Software Availability: Oct-2018

---

| Copies | 0  | 4.00 | 8.00 | 12.0 | 16.0 | 20.0 | 24.0 | 28.0 | 32.0 | 36.0 | 40.0 | 44.0 | 48.0 | 52.0 | 56.0 | 60.0 | 64.0 | 68.0 | 72.0 | 76.0 | 80.0 | 84.0 | 88.0 | 92.0 | 96.0 | 100.0 |
|--------|----|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| 500.perlbench_r | 16 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 502.gcc_r | 16 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 505.mcf_r | 16 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 520.omnetpp_r | 16 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 523.xalancbmk_r | 16 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 525.x264_r | 16 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 531.deepsjeng_r | 16 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 541.leela_r | 16 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 548.exchange2_r | 16 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| 557.xz_r | 16 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4112 2.60 GHz)

SPEC CPU2017 Integer Rate Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Dec-2018
Hardware Availability: Aug-2017
Software Availability: Oct-2018

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>500.perlbench_r</td>
<td>16</td>
<td>749</td>
<td>34.0</td>
<td>768</td>
<td>33.2</td>
<td>757</td>
<td>33.6</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>16</td>
<td>594</td>
<td>38.1</td>
<td>595</td>
<td>38.1</td>
<td>595</td>
<td>38.1</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>16</td>
<td>486</td>
<td>53.2</td>
<td>474</td>
<td>54.5</td>
<td>487</td>
<td>53.1</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>16</td>
<td>784</td>
<td>26.8</td>
<td>773</td>
<td>27.2</td>
<td>783</td>
<td>26.8</td>
</tr>
<tr>
<td>523.xalanctmk_r</td>
<td>16</td>
<td>359</td>
<td>47.1</td>
<td>358</td>
<td>47.2</td>
<td>359</td>
<td>47.1</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>16</td>
<td>317</td>
<td>88.5</td>
<td>316</td>
<td>88.7</td>
<td>317</td>
<td>88.3</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>16</td>
<td>470</td>
<td>39.0</td>
<td>471</td>
<td>38.9</td>
<td>471</td>
<td>38.9</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>16</td>
<td>729</td>
<td>36.3</td>
<td>733</td>
<td>36.2</td>
<td>731</td>
<td>36.3</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>16</td>
<td>509</td>
<td>82.4</td>
<td>507</td>
<td>82.7</td>
<td>510</td>
<td>82.2</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>16</td>
<td>554</td>
<td>31.2</td>
<td>553</td>
<td>31.3</td>
<td>553</td>
<td>31.2</td>
</tr>
</tbody>
</table>

SPECrate2017_int_base = 44.1
SPECrate2017_int_peak = 46.7

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes
The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

General Notes
Environment variables set by runcpu before the start of the run:

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
    sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
    numactl --interleave=all runcpu <etc>

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4112 2.60 GHz)

SPECrate2017_int_base = 44.1
SPECrate2017_int_peak = 46.7

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Dec-2018
Tested by: Cisco Systems
Software Availability: Oct-2018

General Notes (Continued)
is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
running on linux-fdny Tue Dec 11 05:22:49 2018

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name: Intel(R) Xeon(R) Silver 4112 CPU @ 2.60GHz
  2 "physical id"s (chips)
  16 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores: 4
siblings: 8
physical 0: cores 0 1 3 4
physical 1: cores 1 2 4 5

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 16
On-line CPU(s) list: 0-15
Thread(s) per core: 2
Core(s) per socket: 4
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4112 2.60 GHz)

SPEC CPU2017 Integer Rate Result

SPECrater2017_int_base = 44.1
SPECrater2017_int_peak = 46.7

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Dec-2018
Hardware Availability: Aug-2017
Tested by: Cisco Systems
Software Availability: Oct-2018

Platform Notes (Continued)

Model name: Intel(R) Xeon(R) Silver 4112 CPU @ 2.60GHz
Stepping: 4
CPU MHz: 1285.146
CPU max MHz: 3000.0000
CPU min MHz: 800.0000
BogoMIPS: 5187.77
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 8448K
NUMA node0 CPU(s): 0-3,8-11
NUMA node1 CPU(s): 4-7,12-15
Flags: fpu vme de pse tsc msr pae mce cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology

/proc/cpuinfo cache data

cache size : 8448 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 8 9 10 11
node 0 size: 386570 MB
node 0 free: 384170 MB
node 1 cpus: 4 5 6 7 12 13 14 15
node 1 size: 387054 MB
node 1 free: 384814 MB
node distances:

node 0 1
0: 10 21
1: 21 10

From /proc/meminfo

MemTotal: 792192344 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*

(Continued on next page)
# SPEC CPU2017 Integer Rate Result

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4112 2.60 GHz)

<table>
<thead>
<tr>
<th>SPECrate2017_int_base</th>
<th>SPECrate2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>44.1</td>
<td>46.7</td>
</tr>
</tbody>
</table>

### CPU2017 License: 9019

### Test Date: Dec-2018

### Test Sponsor: Cisco Systems

### Hardware Availability: Aug-2017

### Tested by: Cisco Systems

### Software Availability: Oct-2018

---

**Platform Notes (Continued)**

SuSE-release:
- SUSE Linux Enterprise Server 12 (x86_64)
- VERSION = 12
- PATCHLEVEL = 2

# This file is deprecated and will be removed in a future service pack or release.

# Please check /etc/os-release for details about this release.

os-release:
- NAME="SLES"
- VERSION="12-SP2"
- VERSION_ID="12.2"
- PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
- ID="sles"
- ANSI_COLOR="0;32"
- CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
- Linux linux-fdny 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
  x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Dec 10 21:53

SPEC is set to: /home/cpu2017

---

### Compiler Version Notes

```
CC  500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
     525.x264_r(base, peak) 557.xz_r(base, peak)
--snip--

icc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
```

---

(Continued on next page)
## SPEC CPU2017 Integer Rate Result

**Cisco Systems**

Cisco UCS C240 M5 (Intel Xeon Silver 4112 2.60 GHz)

<table>
<thead>
<tr>
<th>CPU2017 License</th>
<th>Test Sponsor</th>
<th>Tested by</th>
<th>Test Date</th>
<th>Hardware Availability</th>
<th>Software Availability</th>
</tr>
</thead>
</table>

**SPECrate2017_int_base** = 44.1

**SPECrate2017_int_peak** = 46.7

### Compiler Version Notes (Continued)

**CC**

500.perlbench_r(peak) 502.gcc_r(peak)

icc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

CXXC

520.omnetpp_r(base) 523.xalancbmk_r(base) 531.deepsjeng_r(base)
541.leela_r(base)

icpc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

CXXC

520.omnetpp_r(peak) 523.xalancbmk_r(peak) 531.deepsjeng_r(peak)
541.leela_r(peak)

icpc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

### Base Compiler Invocation

**C benchmarks**:

icc -m64 -std=c11

**C++ benchmarks**:

icpc -m64

**Fortran benchmarks**:

ifort -m64

### Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64

(Continued on next page)
## SPEC CPU2017 Integer Rate Result

**Cisco Systems**
Cisco UCS C240 M5 (Intel Xeon Silver 4112 2.60 GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
</tbody>
</table>

**SPECrate2017_int_base** = 44.1  
**SPECrate2017_int_peak** = 46.7

### Test Information
- **Test Date:** Dec-2018  
- **Hardware Availability:** Aug-2017  
- **Software Availability:** Oct-2018

## Base Portability Flags (Continued)

- 502.gcc_r: -DSPEC_LP64  
- 505.mcf_r: -DSPEC_LP64  
- 520.omnetpp_r: -DSPEC_LP64  
- 523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX  
- 525.x264_r: -DSPEC_LP64  
- 531.deepsjeng_r: -DSPEC_LP64  
- 541.leela_r: -DSPEC_LP64  
- 548.exchange2_r: -DSPEC_LP64  
- 557.xz_r: -DSPEC_LP64

## Base Optimization Flags

### C benchmarks:
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc`

### C++ benchmarks:
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc`

### Fortran benchmarks:
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`
- `-L/home/cpu2017/je5.0.1-64/ -ljemalloc`

## Peak Compiler Invocation

### C benchmarks (except as noted below):
- `icc -m64 -std=c11`
- `502.gcc_r: icc -m32 -std=c11 -L/opt/intel/lib/ia32`

### C++ benchmarks (except as noted below):
- `icpc -m64`
- `523.xalancbmk_r: icpc -m32 -L/opt/intel/lib/ia32`

### Fortran benchmarks:
- `ifort -m64`
## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4112 2.60 GHz)

<table>
<thead>
<tr>
<th>SPECrate2017_int_base</th>
<th>SPECrate2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>44.1</td>
<td>46.7</td>
</tr>
</tbody>
</table>

### Copyright 2017-2019 Standard Performance Evaluation Corporation

<table>
<thead>
<tr>
<th>CPU2017 License</th>
<th>Test Date</th>
<th>Hardware Availability</th>
<th>Software Availability</th>
</tr>
</thead>
<tbody>
<tr>
<td>9019</td>
<td>Dec-2018</td>
<td>Aug-2017</td>
<td>Oct-2018</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Test Sponsor</th>
<th>Tested by</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cisco Systems</td>
<td>Cisco Systems</td>
</tr>
</tbody>
</table>

### Peak Portability Flags

- 500.perlbench_r: `-DSPEC_LP64 -DSPEC_LINUX_X64`
- 502.gcc_r: `-D_FILE_OFFSET_BITS=64`
- 505.mcf_r: `-DSPEC_LP64`
- 520.omnetpp_r: `-DSPEC_LP64`
- 523.xalancbmk_r: `-D_FILE_OFFSET_BITS=64 -DSPEC_LINUX`
- 525.x264_r: `-DSPEC_LP64`
- 531.deepsjeng_r: `-DSPEC_LP64`
- 541.leela_r: `-DSPEC_LP64`
- 548.exchange2_r: `-DSPEC_LP64`
- 557.xz_r: `-DSPEC_LP64`

### Peak Optimization Flags

#### C benchmarks:

- 500.perlbench_r: `-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3 -fno-strict-overflow -L/home/cpu2017/je5.0.1-64/ -ljemalloc`
- 502.gcc_r: `-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-32/ -ljemalloc`
- 505.mcf_r: `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc`
- 525.x264_r: `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=3 -fno-alias -L/home/cpu2017/je5.0.1-64/ -ljemalloc`
- 557.xz_r: `Same as 505.mcf_r`

#### C++ benchmarks:

- 520.omnetpp_r: `-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc`
- 523.xalancbmk_r: `-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-32/ -ljemalloc`

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4112 2.60 GHz)  

<table>
<thead>
<tr>
<th>SPECrate2017_int_base</th>
<th>44.1</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate2017_int_peak</td>
<td>46.7</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

---

**Peak Optimization Flags (Continued)**

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`
- `-L/home/cpu2017/je5.0.1-64/ -ljemalloc`

---

The flags files that were used to format this result can be browsed at:

You can also download the XML flags sources by saving the following links:

---

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2018-12-11 08:22:48-0500.  
Originally published on 2019-01-29.