## SPEC CPU®2017 Integer Speed Result

**Cisco Systems**  
Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20 GHz)  

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base</th>
<th>8.94</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_int_peak</td>
<td>9.19</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Jan-2019  
**Hardware Availability:** Aug-2017  
**Software Availability:** Nov-2018

### Software

- **OS:** SUSE Linux Enterprise Server 12 SP2 (x86_64)  
  4.4.120-92.70-default  
- **Compiler:** C/C++: Version 19.0.1.144 of Intel C/C++  
  Compiler for Linux;  
  Fortran: Version 19.0.1.144 of Intel Fortran  
  Compiler for Linux  
- **Parallel:** Yes  
- **Firmware:** Version 4.0.1 released Oct-2018  
- **File System:** xfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** 32/64-bit  
- **Other:** jemalloc memory allocator V5.0.1  
- **Power Management:** --

### Hardware

- **CPU Name:** Intel Xeon Gold 6134M  
  **Max MHz:** 3700  
  **Nominal:** 3200  
  **Enabled:** 16 cores, 2 chips  
  **Orderable:** 1.2 Chips  
  **Cache L1:** 32 KB I + 32 KB D on chip per core  
  **L2:** 1 MB I+D on chip per core  
  **L3:** 24.75 MB I+D on chip per chip  
  **Other:** None  
- **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2666V-R)  
- **Storage:** 1 x 480G SAS SSD  
- **Other:** None

### Threads

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>16</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>16</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>16</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>16</td>
</tr>
<tr>
<td>623.xalancbmk_s</td>
<td>16</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>16</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>16</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>16</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>16</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>16</td>
</tr>
</tbody>
</table>

### SPECspeed®2017

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base</th>
<th>SPECspeed®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>8.94</td>
<td>9.19</td>
</tr>
</tbody>
</table>

### Graph

- SPECspeed®2017_int_base (8.94)  
- SPECspeed®2017_int_peak (9.19)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECspeed®2017_int_base = 8.94
SPECspeed®2017_int_peak = 9.19

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Base Threads</th>
<th>Seconds</th>
<th>Base Seconds</th>
<th>Seconds</th>
<th>Base Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Peak Seconds</th>
<th>Seconds</th>
<th>Peak Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>16</td>
<td>283</td>
<td>6.28</td>
<td>281</td>
<td>6.32</td>
<td>283</td>
<td>6.28</td>
<td>16</td>
<td>240</td>
<td>7.39</td>
<td>236</td>
<td>7.52</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>16</td>
<td>425</td>
<td>11.1</td>
<td>430</td>
<td>11.0</td>
<td>430</td>
<td>11.0</td>
<td>16</td>
<td>428</td>
<td>11.0</td>
<td>426</td>
<td>11.1</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>16</td>
<td>249</td>
<td>6.54</td>
<td>248</td>
<td>6.57</td>
<td>256</td>
<td>6.36</td>
<td>16</td>
<td>255</td>
<td>6.40</td>
<td>246</td>
<td>6.64</td>
</tr>
<tr>
<td>623.xalancmk_s</td>
<td>16</td>
<td>149</td>
<td>9.49</td>
<td>150</td>
<td>9.44</td>
<td>149</td>
<td>9.53</td>
<td>16</td>
<td>139</td>
<td>10.2</td>
<td>138</td>
<td>10.2</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>16</td>
<td>135</td>
<td>13.0</td>
<td>135</td>
<td>13.1</td>
<td>135</td>
<td>13.1</td>
<td>16</td>
<td>135</td>
<td>13.1</td>
<td>135</td>
<td>13.0</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>16</td>
<td>277</td>
<td>5.18</td>
<td>277</td>
<td>5.18</td>
<td>277</td>
<td>5.18</td>
<td>16</td>
<td>280</td>
<td>5.12</td>
<td>280</td>
<td>5.11</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>16</td>
<td>376</td>
<td>4.53</td>
<td>377</td>
<td>4.53</td>
<td>377</td>
<td>4.53</td>
<td>16</td>
<td>378</td>
<td>4.52</td>
<td>378</td>
<td>4.51</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>16</td>
<td>218</td>
<td>13.5</td>
<td>219</td>
<td>13.4</td>
<td>219</td>
<td>13.4</td>
<td>16</td>
<td>218</td>
<td>13.5</td>
<td>218</td>
<td>13.5</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>16</td>
<td>310</td>
<td>20.0</td>
<td>312</td>
<td>19.8</td>
<td>310</td>
<td>20.0</td>
<td>16</td>
<td>305</td>
<td>20.3</td>
<td>308</td>
<td>20.1</td>
</tr>
</tbody>
</table>

SPECspeed®2017_int_base = 8.94
SPECspeed®2017_int_peak = 9.19

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"
OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
  sync; echo 3> /proc/sys/vm/drop_caches
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Disabled
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on linux-q5q7 Wed Jan 30 12:30:42 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
  model name: Intel(R) Xeon(R) Gold 6134M CPU @ 3.20GHz
  2 "physical id"s (chips)
  16 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 8
siblings  : 8
physical 0: cores 0 2 3 9 16 19 26 27
physical 1: cores 0 2 3 9 16 19 26 27

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 16
On-line CPU(s) list: 0-15
Thread(s) per core: 1
Core(s) per socket: 8
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6134M CPU @ 3.20GHz
Stepping: 4
CPU MHz: 3693.755
CPU max MHz: 3700.0000
CPU min MHz: 1200.0000
BogoMIPS: 6384.96
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base</th>
<th>8.94</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_int_peak</td>
<td>9.19</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jan-2019
Hardware Availability: Aug-2017
Software Availability: Nov-2018

Platform Notes (Continued)

L2 cache: 1024K
L3 cache: 25344K
NUMA node0 CPU(s): 0-7
NUMA node1 CPU(s): 8-15

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpref eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat pbe invpcid_single pln pts
dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_ctxsw spec_ctrl stibp
retpoline kaiser tpr_shadow vmmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle
avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt
c1wb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqmm llc cqmm_occup_llc

From proc/cpuinfo cache data
   cache size: 25344 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
   physical chip.
   available: 2 nodes (0-1)
   node 0 cpus: 0 1 2 3 4 5 6 7
   node 0 size: 385555 MB
   node 0 free: 385020 MB
   node 1 cpus: 8 9 10 11 12 13 14 15
   node 1 size: 386920 MB
   node 1 free: 386558 MB
   node distances:
   node 0 1
   0: 10 21
   1: 21 10

From /proc/meminfo
   MemTotal: 791015716 kB
   HugePages_Total: 0
   Hugepagesize: 2048 kB

/usr/bin/lsb_release -d
   SUSE Linux Enterprise Server 12 SP2

From /etc/*release* /etc/*version*
   SuSE-release:
   SUSE Linux Enterprise Server 12 (x86_64)
   VERSION = 12
   PATCHLEVEL = 2
   # This file is deprecated and will be removed in a future service pack or release.
   # Please check /etc/os-release for details about this release.

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

SPECspeed®2017_int_base = 8.94
SPECspeed®2017_int_peak = 9.19

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Hardware Availability: Aug-2017
Tested by: Cisco Systems
Test Date: Jan-2019
Software Availability: Nov-2018

Platform Notes (Continued)

os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME=cpe:/o:suse:sles:12:sp2"

uname -a:
Linux linux-q5q7 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Mitigation: PTI
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: IBRS+IBPB

run-level 3 Jan 30 12:28

SPEC is set to: /home/cpu2017

<table>
<thead>
<tr>
<th>Filesystem</th>
<th>Type</th>
<th>Size</th>
<th>Used</th>
<th>Avail</th>
<th>Use%</th>
<th>Mounted on</th>
</tr>
</thead>
<tbody>
<tr>
<td>/dev/sdc3</td>
<td>xfs</td>
<td>404G</td>
<td>21G</td>
<td>384G</td>
<td>6%</td>
<td>/home</td>
</tr>
</tbody>
</table>

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M5.4.0.1.139.1003182220 10/03/2018
Memory:
24x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
<table>
<thead>
<tr>
<th>C</th>
<th>600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base, peak) 625.x264_s(base, peak) 657.xz_s(base, peak)</th>
</tr>
</thead>
</table>
==============================================================================

icc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

SPEC®2017_int_base = 8.94
SPEC®2017_int_peak = 9.19

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jan-2019
Hardware Availability: Aug-2017
Software Availability: Nov-2018

Compiler Version Notes (Continued)

C++
| 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak) 631.deepsjeng_s(base, peak) 641.leela_s(base, peak) |
| icpc (ICC) 19.0.1.144 20181018 |
| Copyright (C) 1985-2018 Intel Corporation. All rights reserved. |

Fortran
| 648.exchange2_s(base, peak) |
| ifort (IFORT) 19.0.1.144 20181018 |
| Copyright (C) 1985-2018 Intel Corporation. All rights reserved. |

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Base Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

SPECspeed®2017_int_base = 8.94
SPECspeed®2017_int_peak = 9.19

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jan-2019
Hardware Availability: Aug-2017
Software Availability: Nov-2018

Base Optimization Flags
C benchmarks:
- Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
- qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
- L/home/cpu2017/je5.0.1-64/ -ljemalloc

C++ benchmarks:
- Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
- qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc

Fortran benchmarks:
- Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
- qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
- L/home/cpu2017/je5.0.1-64/ -ljemalloc

Peak Compiler Invocation
C benchmarks:
icc -m64 -std=c11

C++ benchmarks (except as noted below):
icpc -m64

623.xalancbmk_s: icpc -m32 -L/opt/intel/lib/ia32

Fortran benchmarks:
ifort -m64

Peak Portability Flags
600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

| SPECspeed®2017_int_base = 8.94 |
| SPECspeed®2017_int_peak = 9.19 |

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Jan-2019
Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: Nov-2018

Peak Optimization Flags

C benchmarks:

600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -fno-strict-overflow
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

602.gcc_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -L/home/cpu2017/je5.0.1-64/ -ljemalloc

605.mcf_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

625.x264_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

657.xz_s: Same as 602.gcc_s

C++ benchmarks:

620.omnetpp_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

623.xalancbmk_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/home/cpu2017/je5.0.1-32/ -ljemalloc

631.deepsjeng_s: Same as 620.omnetpp_s

641.leela_s: Same as 620.omnetpp_s

Fortran benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/home/cpu2017/je5.0.1-64/ -ljemalloc
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

| SPECspeed®2017_int_base = 8.94 |
| SPECspeed®2017_int_peak = 9.19 |

| CPU2017 License: 9019 | Test Date: Jan-2019 |
| Test Sponsor: Cisco Systems | Hardware Availability: Aug-2017 |
| Tested by: Cisco Systems | Software Availability: Nov-2018 |

The flags files that were used to format this result can be browsed at:

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml