SPEC® CPU2017 Floating Point Rate Result

Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.50 GHz, Intel Xeon Gold 6248)

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

SPECrater2017_fp_base = 222
SPECrater2017_fp_peak = Not Run

Test Date: Apr-2019
Hardware Availability: Apr-2019
Software Availability: Feb-2019

Hardware

CPU Name: Intel Xeon Gold 6248
Max MHz.: 3900
Nominal: 2500
Enabled: 40 cores, 2 chips, 2 threads/core
Orderable: 1, 2 chip(s)
Cache L1: 32 KB I + 32 KB D on chip per core
  L2: 1 MB I+D on chip per core
  L3: 27.5 MB I+D on chip per chip
Other: None
Memory: 384 GB (24 x 16 GB 2Rx8 PC4-2933Y-R)
Storage: 1 x 400 GB SAS SSD, RAID 0
Other: None

Software

OS: SUSE Linux Enterprise Server 15 (x86_64)
Kernel 4.12.14-23-default
Compiler: C/C++: Version 19.0.2.187 of Intel C/C++
  Compiler Build 20190117 for Linux;
  Fortran: Version 19.0.2.187 of Intel Fortran
  Compiler Build 20190117 for Linux
Parallel: No
Firmware: HPE BIOS Version I42 02/02/2019 released Apr-2019
File System: btrfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: Not Applicable
Other: None
SPEC CPU2017 Floating Point Rate Result

Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.50 GHz, Intel Xeon Gold 6248)

SPECrate2017_fp_base = 222
SPECrate2017_fp_peak = Not Run

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>80</td>
<td>1576</td>
<td>509</td>
<td>1579</td>
<td>508</td>
<td>1575</td>
<td>509</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>80</td>
<td>534</td>
<td>190</td>
<td>534</td>
<td>190</td>
<td>533</td>
<td>190</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>80</td>
<td>442</td>
<td>172</td>
<td>445</td>
<td>171</td>
<td>447</td>
<td>170</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>80</td>
<td>1750</td>
<td>120</td>
<td>1756</td>
<td>119</td>
<td>1745</td>
<td>120</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>80</td>
<td>705</td>
<td>265</td>
<td>704</td>
<td>265</td>
<td>705</td>
<td>265</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>80</td>
<td>696</td>
<td>121</td>
<td>696</td>
<td>121</td>
<td>696</td>
<td>121</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>80</td>
<td>818</td>
<td>219</td>
<td>825</td>
<td>217</td>
<td>828</td>
<td>217</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>80</td>
<td>475</td>
<td>257</td>
<td>475</td>
<td>256</td>
<td>475</td>
<td>256</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>80</td>
<td>535</td>
<td>262</td>
<td>535</td>
<td>261</td>
<td>531</td>
<td>263</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>80</td>
<td>354</td>
<td>562</td>
<td>353</td>
<td>564</td>
<td>353</td>
<td>563</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>80</td>
<td>337</td>
<td>400</td>
<td>333</td>
<td>405</td>
<td>331</td>
<td>407</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>80</td>
<td>1871</td>
<td>167</td>
<td>1880</td>
<td>166</td>
<td>1884</td>
<td>166</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>80</td>
<td>1351</td>
<td>94.1</td>
<td>1358</td>
<td>93.6</td>
<td>1359</td>
<td>93.6</td>
</tr>
</tbody>
</table>

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

sync; echo 3 > /proc/sys/vm/drop_caches
numactl --interleave=all runcpu <etc>

Stack size set to unlimited using "ulimit -s unlimited"
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3 > /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017_u2/lib/ia32:/home/cpu2017_u2/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

(Continued on next page)
Hewlett Packard Enterprise  
(Test Sponsor: HPE)  
Synergy 480 Gen10  
(2.50 GHz, Intel Xeon Gold 6248)

**SPECrate2017_fp_base** = 222

**SPECrate2017_fp_peak** = Not Run

<table>
<thead>
<tr>
<th>CPU2017 License</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor</td>
<td>HPE</td>
</tr>
<tr>
<td>Tested by</td>
<td>HPE</td>
</tr>
<tr>
<td>Test Date</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Hardware Availability</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Software Availability</td>
<td>Feb-2019</td>
</tr>
</tbody>
</table>

**General Notes (Continued)**

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

**Platform Notes**

BIOS Configuration:
- Thermal Configuration set to Maximum Cooling
- Memory Patrol Scrubbing set to Disabled
- LLC Prefetch set to Enabled
- LLC Dead Line Allocation set to Disabled
- Enhanced Processor Performance set to Enabled
- Workload Profile set to General Throughput Compute
- Workload Profile set to Custom
- Energy/Performance Bias set to Balanced Performance

Sysinfo program /home/cpu2017_u2/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on sy480g10-2 Tue Apr 2 08:45:40 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
- model name: Intel(R) Xeon(R) Gold 6248 CPU @ 2.50GHz
- 2 "physical id"s (chips)
  - 80 "processors"
- cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  - cpu cores: 20
  - siblings: 40
  - physical 0: cores 0 1 2 3 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
  - physical 1: cores 0 1 2 3 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28

From lscpu:
- Architecture: x86_64
- CPU op-mode(s): 32-bit, 64-bit
- Byte Order: Little Endian
- CPU(s): 80
- On-line CPU(s) list: 0-79
- Thread(s) per core: 2
- Core(s) per socket: 20
- Socket(s): 2

(Continued on next page)
<table>
<thead>
<tr>
<th>SPEC CPU2017 Floating Point Rate Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hewlett Packard Enterprise</td>
</tr>
<tr>
<td>(Test Sponsor: HPE)</td>
</tr>
<tr>
<td>Synergy 480 Gen10</td>
</tr>
<tr>
<td>(2.50 GHz, Intel Xeon Gold 6248)</td>
</tr>
<tr>
<td>SPECrate2017_fp_base = 222</td>
</tr>
<tr>
<td>SPECrate2017_fp_peak = Not Run</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Apr-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** Feb-2019

<table>
<thead>
<tr>
<th>NUMA</th>
<th>Vendor ID</th>
<th>CPU family</th>
<th>Model</th>
<th>Model name</th>
<th>Stepping</th>
<th>CPU MHz</th>
<th>BogoMIPS</th>
<th>Virtualization</th>
<th>L1d cache</th>
<th>L1i cache</th>
<th>L2 cache</th>
<th>L3 cache</th>
</tr>
</thead>
<tbody>
<tr>
<td>node</td>
<td>GenuineIntel</td>
<td>6</td>
<td>85</td>
<td>Intel(R) Xeon(R) Gold 6248 CPU @ 2.50GHz</td>
<td>7</td>
<td>2500.000</td>
<td>5000.00</td>
<td>VT-x</td>
<td>32K</td>
<td>32K</td>
<td>1024K</td>
<td>28160K</td>
</tr>
<tr>
<td>node</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>node</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Flag options: fpu vme de pse tsc msr pae mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdelgb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperf perfctr tsc_konwer_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtrpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single intel_pinn mba tpr_shadow vmx flexpriority ept vpid fsbgbase tsc_adjust bmon hle avx2 smep bmi2 emms invpd crtm cmx mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsaveopt xsaveopt xgetbv1 xsaves cmq_llc cmq_occup_l1c cmq_mbm_total cmq_mbm_local ibpb ibrs stibp dtherm ida arat pln pts pku ospke avx512_vnni arch_capabilities ssbd

/platform/cpiinfo cache data
  cache size : 28160 KB

From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a physical chip.
  available: 4 nodes (0-3)
  node 0 cpus: 0 1 2 3 4 5 6 7 8 9 40 41 42 43 44 45 46 47 48 49
  node 0 size: 96278 MB
  node 0 free: 95815 MB
  node 1 cpus: 10 11 12 13 14 15 16 17 18 19 50 51 52 53 54 55 56 57 58 59
  node 1 size: 96764 MB
  node 1 free: 96501 MB
  node 2 cpus: 20 21 22 23 24 25 26 27 28 29 60 61 62 63 64 65 66 67 68 69
  node 2 size: 96735 MB
  node 2 free: 96578 MB
  node 3 cpus: 30 31 32 33 34 35 36 37 38 39 70 71 72 73 74 75 76 77 78 79
  node 3 size: 96565 MB
  node 3 free: 96412 MB

(Continued on next page)
Platform Notes (Continued)

node distances:
node 0 1 2 3
0: 10 21 31 31
1: 21 10 31 31
2: 31 31 10 21
3: 31 31 21 10

From /proc/meminfo
MemTotal: 395615664 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
    os-release:
        NAME="SLES"
        VERSION="15"
        VERSION_ID="15"
        PRETTY_NAME="SUSE Linux Enterprise Server 15"
        ID="sles"
        ID_LIKE="suse"
        ANSI_COLOR="0;32"
        CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
    Linux sy480g10-2 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
    CVE-2017-5754 (Meltdown): Not affected
    CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
    CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Apr 2 08:43

SPEC is set to: /home/cpu2017_u2
    Filesystem Type Size Used Avail Use% Mounted on
    /dev/sdb2 btrfs 371G 87G 282G 24% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMIOS" standard.
    BIOS HPE I42 02/02/2019
    Memory:
        24x UNKNOWN NOT AVAILABLE 16 GB 2 rank 2933

(Continued on next page)
Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.50 GHz, Intel Xeon Gold 6248)

SPEC CPU2017 Floating Point Rate Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.50 GHz, Intel Xeon Gold 6248)

SPECrate2017_fp_base = 222
SPECrate2017_fp_peak = Not Run

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Apr-2019
Hardware Availability: Apr-2019
Software Availability: Feb-2019

Platform Notes (Continued)

(End of data from sysinfo program)

Compiler Version Notes

---------------------------------------------------------------------
CC  519.lbm_r(base) 538.imagick_r(base) 544.nab_r(base)
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
    Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
---------------------------------------------------------------------

---------------------------------------------------------------------
CXXC 508.namd_r(base) 510.parest_r(base)
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
    Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
---------------------------------------------------------------------

---------------------------------------------------------------------
CC  511.povray_r(base) 526.blender_r(base)
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
    Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
---------------------------------------------------------------------

---------------------------------------------------------------------
FC  507.cactuBSSN_r(base)
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
    Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
---------------------------------------------------------------------

(Continued on next page)
Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.50 GHz, Intel Xeon Gold 6248)

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

---

**Compiler Version Notes (Continued)**

```
FC 503.bwaves_r(base) 549.fotonik3d_r(base) 554.roms_r(base)
```

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

```
CC 521.wrf_r(base) 527.cam4_r(base)
```

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

```
Base Compiler Invocation
C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:
icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64
```

**Base Portability Flags**

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64

(Continued on next page)
## SPEC CPU2017 Floating Point Rate Result

**Hewlett Packard Enterprise**
(Test Sponsor: HPE)
Synergy 480 Gen10  
(2.50 GHz, Intel Xeon Gold 6248)

<table>
<thead>
<tr>
<th>CPU2017 License: 3</th>
<th>SPECrate2017_fp_base = 222</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: HPE</td>
<td>Test Date: Apr-2019</td>
</tr>
<tr>
<td>Tested by: HPE</td>
<td>Hardware Availability: Apr-2019</td>
</tr>
<tr>
<td></td>
<td>Software Availability: Feb-2019</td>
</tr>
</tbody>
</table>

**SPECrate2017_fp_peak = Not Run**

### Base Portability Flags (Continued)

- 508.namd_r: -DSPEC_LP64
- 510.parest_r: -DSPEC_LP64
- 511.povray_r: -DSPEC_LP64
- 519.lbm_r: -DSPEC_LP64
- 521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
- 526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
- 527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
- 538.imagick_r: -DSPEC_LP64
- 544.nab_r: -DSPEC_LP64
- 549.fotonik3d_r: -DSPEC_LP64
- 554.roms_r: -DSPEC_LP64

### Base Optimization Flags

**C benchmarks:**
- -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

**C++ benchmarks:**
- -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

**Fortran benchmarks:**
- -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte

**Benchmarks using both Fortran and C:**
- -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte

**Benchmarks using both C and C++:**
- -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

**Benchmarks using Fortran, C, and C++:**
- -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte
Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.50 GHz, Intel Xeon Gold 6248)

SPECrate2017_fp_base = 222
SPECrate2017_fp_peak = Not Run

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Apr-2019
Hardware Availability: Apr-2019
Software Availability: Feb-2019

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revA.html
http://www.spec.org/cpu2017/flags/HPE-ic19.0ul-flags-linux64.2019-04-03.00.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revA.xml
http://www.spec.org/cpu2017/flags/HPE-ic19.0ul-flags-linux64.2019-04-03.00.xml

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.5 on 2019-04-02 10:45:40-0400.
Originally published on 2019-05-03.