## Lenovo Global Technology

### Test System Information

- **ThinkSystem SR550 (2.20 GHz, Intel Xeon Silver 4210)**

### Performance Results

<table>
<thead>
<tr>
<th>Test Suite</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate2017_int_base</td>
<td>110</td>
</tr>
<tr>
<td>SPECrate2017_int_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

### Hardware

- **CPU Name:** Intel Xeon Silver 4210  
- **Max MHz.:** 3200  
- **Nominal:** 2200  
- **Enabled:** 20 cores, 2 chips, 2 threads/core  
- **Orderable:** 1,2 chips  
- **Cache L1:** 32 KB I + 32 KB D on chip per core  
- **L2:** 1 MB I+D on chip per core  
- **L3:** 13.75 MB I+D on chip per chip  
- **Other:** None  
- **Memory:** 384 GB (12 x 32 GB 2Rx4 PC4-2666V-R, running at 2400)  
- **Storage:** 1 x 960 GB SATA SSD  
- **Other:** None

### Software

- **OS:** SUSE Linux Enterprise Server 12 SP4 (x86_64)  
- **Kernel:** 4.12.14-94.41-default  
- **Compiler:** C/C++: Version 19.0.1.144 of Intel C/C++ Compiler Build 20181018 for Linux; Fortran: Version 19.0.1.144 of Intel Fortran Compiler Build 20181018 for Linux  
- **Parallel:** No  
- **Firmware:** Lenovo BIOS Version TEE135L 2.10 released Jan-2019  
- **File System:** xfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** Not Applicable  
- **Other:** None
SPEC CPU2017 Integer Rate Result

Lenovo Global Technology
ThinkSystem SR550
(2.20 GHz, Intel Xeon Silver 4210)

SPECrate2017_int_base = 110
SPECrate2017_int_peak = Not Run

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Base Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>500.perlbench_r</td>
<td>40</td>
<td>757</td>
<td>84.1</td>
<td>761</td>
<td>83.7</td>
<td>757</td>
<td>84.1</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>40</td>
<td>611</td>
<td>92.8</td>
<td>616</td>
<td>91.9</td>
<td>615</td>
<td>92.1</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>40</td>
<td>426</td>
<td>152</td>
<td>426</td>
<td>152</td>
<td>427</td>
<td>151</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>40</td>
<td>699</td>
<td>75.1</td>
<td>699</td>
<td>75.1</td>
<td>704</td>
<td>74.5</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>40</td>
<td>324</td>
<td>131</td>
<td>323</td>
<td>131</td>
<td>324</td>
<td>130</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>40</td>
<td>339</td>
<td>207</td>
<td>339</td>
<td>206</td>
<td>339</td>
<td>207</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>40</td>
<td>503</td>
<td>91.2</td>
<td>503</td>
<td>91.1</td>
<td>503</td>
<td>91.1</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>40</td>
<td>790</td>
<td>83.8</td>
<td>794</td>
<td>83.4</td>
<td>795</td>
<td>83.4</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>40</td>
<td>546</td>
<td>192</td>
<td>544</td>
<td>193</td>
<td>545</td>
<td>192</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>40</td>
<td>598</td>
<td>72.3</td>
<td>596</td>
<td>72.4</td>
<td>597</td>
<td>72.4</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017-1.0.5-ic19.0u1/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)
**SPEC CPU2017 Integer Rate Result**

**Lenovo Global Technology**

ThinkSystem SR550
(2.20 GHz, Intel Xeon Silver 4210)

**SPECrate2017_int_base = 110**

**SPECrate2017_int_peak = Not Run**

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9017</th>
<th>Test Date:</th>
<th>Apr-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Lenovo Global Technology</td>
<td>Hardware Availability:</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Lenovo Global Technology</td>
<td>Software Availability:</td>
<td>Dec-2018</td>
</tr>
</tbody>
</table>

**General Notes (Continued)**

is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2018-3640 (Spectre variant 3a) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2018-3639 (Spectre variant 4) is mitigated in the system as tested and documented.

**Platform Notes**

BIOS configuration:
Choose Operating Mode set to Maximum Performance
Choose Operating Mode set to Custom Mode
Memory Power Management set to Automatic
MONITOR/MWAIT set to Enable
Sysinfo program /home/cpu2017-1.0.5-ic19.0u1/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on linux-h2e9 Tue Apr 23 11:48:43 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
- model name : Intel(R) Xeon(R) Silver 4210 CPU @ 2.20GHz
- 2 "physical id"s (chips)
- 40 "processors"
- cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  - cpu cores : 10
  - siblings : 20
  - physical 0: cores 0 1 2 3 4 8 9 10 11 12
  - physical 1: cores 0 1 2 3 4 8 9 10 11 12

From lscpu:
- Architecture: x86_64
- CPU op-mode(s): 32-bit, 64-bit
- Byte Order: Little Endian
- CPU(s): 40
- On-line CPU(s) list: 0-39
- Thread(s) per core: 2
- Core(s) per socket: 10
- Socket(s): 2
- NUMA node(s): 2
- Vendor ID: GenuineIntel
- CPU family: 6
- Model: 85
- Model name: Intel(R) Xeon(R) Silver 4210 CPU @ 2.20GHz

(Continued on next page)
**Lenovo Global Technology**

**ThinkSystem SR550**
(2.20 GHz, Intel Xeon Silver 4210)

<table>
<thead>
<tr>
<th><strong>CPU2017 License:</strong></th>
<th>9017</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Test Sponsor:</strong></td>
<td>Lenovo Global Technology</td>
</tr>
<tr>
<td><strong>Tested by:</strong></td>
<td>Lenovo Global Technology</td>
</tr>
</tbody>
</table>

**SPECrate2017_int_base = 110**

**SPECrate2017_int_peak = Not Run**

**Test Date:** Apr-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Dec-2018

---

**Platform Notes (Continued)**

- Stepping: 6
- CPU MHz: 2200.000
- CPU max MHz: 3200.0000
- CPU min MHz: 1000.0000
- BogoMIPS: 4400.00
- Virtualization: VT-x
- L1d cache: 32K
- L1i cache: 32K
- L2 cache: 1024K
- L3 cache: 14080K
- NUMA node0 CPU(s): 0-9,20-29
- NUMA node1 CPU(s): 10-19,30-39
- Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3nowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single ssbd mba ibrs ibpb stibp tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 ersed msip xsaveopt xsave xsavec xgetbv1 xsavecf1p xsaveopt xsaves cqm_llc cqm_occult llc cqm_mbm_total cqm_mbm_local dtherm ida arat pcc pts pku ospke avx512_vnni avx512_f16c avx512_vcl arch_capabilities

/proc/cpuinfo cache data
- cache size: 14080 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
- available: 2 nodes (0-1)
- node 0 cpus: 0 1 2 3 4 5 6 7 8 9 20 21 22 23 24 25 26 27 28 29
- node 0 size: 193095 MB
- node 0 free: 192609 MB
- node 1 cpus: 10 11 12 13 14 15 16 17 18 19 30 31 32 33 34 35 36 37 38 39
- node 1 size: 193508 MB
- node 1 free: 192972 MB
- node distances:
  - node 0 1
  - 0: 10 21
  - 1: 21 10

From /proc/meminfo
- MemTotal: 395882912 kB
- HugePages_Total: 0
- Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*

(Continued on next page)
Lenovo Global Technology
ThinkSystem SR550
(2.20 GHz, Intel Xeon Silver 4210)

SPECrate2017_int_base = 110
SPECrate2017_int_peak = Not Run

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology

Platform Notes (Continued)

SuSE-release:
   SUSE Linux Enterprise Server 12 (x86_64)
   VERSION = 12
   PATCHLEVEL = 4
   # This file is deprecated and will be removed in a future service pack or release.
   # Please check /etc/os-release for details about this release.

os-release:
   NAME="SLES"
   VERSION="12-SP4"
   VERSION_ID="12.4"
   PRETTY_NAME="SUSE Linux Enterprise Server 12 SP4"
   ID="sles"
   ANSI_COLOR="0;32"
   CPE_NAME="cpe:/o:suse:sles:12:sp4"

uname -a:
   x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Apr 23 11:47

SPEC is set to: /home/cpu2017-1.0.5-ic19.0u1
   Filesystem Type Size Used Avail Use% Mounted on
   /dev/sda3 xfs 892G 31G 861G 4% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   BIOS Lenovo -[TEE135L-2.10]- 01/10/2019
   Memory:
   12x SK Hynix HMA84GR7AFR4N-VK 32 GB 2 rank 2666, configured at 2400

(End of data from sysinfo program)

Compiler Version Notes
==============================================================================
   CC 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base) 525.x264_r(base)

(Continued on next page)
Lenovo Global Technology
ThinkSystem SR550
(2.20 GHz, Intel Xeon Silver 4210)

SPECraten2017_int_base = 110
SPECraten2017_int_peak = Not Run

Compiler Version Notes (Continued)

557.xz_r(base)

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.1.144 Build 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Compiler Version Notes (Continued)

CXXC 520.omnetpp_r(base) 523.xalancbmk_r(base) 531.deepsjeng_r(base)
541.leela_r(base)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.1.144 Build 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
Lenovo Global Technology  
ThinkSystem SR550  
(2.20 GHz, Intel Xeon Silver 4210)  

<table>
<thead>
<tr>
<th>SPECrate2017_int_base</th>
<th>110</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate2017_int_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

CPU2017 License: 9017  
Test Sponsor: Lenovo Global Technology  
Tested by: Lenovo Global Technology  

Test Date: Apr-2019  
Hardware Availability: Apr-2019  
Software Availability: Dec-2018  

**Base Portability Flags (Continued)**

- 531.deepsjeng_r: -DSPEC_LP64  
- 541.leela_r: -DSPEC_LP64  
- 548.exchange2_r: -DSPEC_LP64  
- 557.xz_r: -DSPEC_LP64

**Base Optimization Flags**

C benchmarks:
- -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4  
- -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.1.144/linux/compiler/lib/intel64 -lqkmalloc

C++ benchmarks:
- -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4  
- -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.1.144/linux/compiler/lib/intel64 -lqkmalloc

Fortran benchmarks:
- -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
- -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.1.144/linux/compiler/lib/intel64 -lqkmalloc

The flags files that were used to format this result can be browsed at:


You can also download the XML flags sources by saving the following links:

- http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-A.xml

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.5 on 2019-04-22 23:48:43-0400.  