SPEC® CPU2017 Floating Point Speed Result

Hewlett Packard Enterprise
(Test Sponsor: HPE)
ProLiant DL580 Gen10
(2.50 GHz, Intel Xeon Gold 5215M)

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Threads

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>40</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>40</td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>40</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>40</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>40</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>40</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>40</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>40</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>40</td>
</tr>
<tr>
<td>654.roms_s</td>
<td>40</td>
</tr>
</tbody>
</table>

SPECspeed2017_fp_base = 129
SPECspeed2017_fp_peak = Not Run

Hardware
CPU Name: Intel Xeon Gold 5215M
Max MHz.: 3400
Nominal: 2500
Enabled: 40 cores, 4 chips
Orderable: 1, 2, 3, 4 chip(s)
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 13.75 MB I+D on chip per chip
Other: None
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2666V-R)
Storage: 1 x 400 GB SAS SSD, RAID 0
Other: None

Software
OS: SUSE Linux Enterprise Server 15 (x86_64)
Kernel 4.12.14-23-default
Compiler: C/C++: Version 19.0.2.187 of Intel C/C++
Compiler Build 20190117 for Linux;
Fortran: Version 19.0.2.187 of Intel Fortran
Compiler Build 20190117 for Linux
Parallel: Yes
Firmware: HPE BIOS Version U34 02/02/2019 released Apr-2019
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: Not Applicable
Other: None
**SPEC CPU2017 Floating Point Speed Result**

**Hewlett Packard Enterprise**  
(Test Sponsor: HPE)  
ProLiant DL580 Gen10  
(2.50 GHz, Intel Xeon Gold 5215M)

**SPECspeed2017_fp_base = 129**  
**SPECspeed2017_fp_peak = Not Run**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>40</td>
<td>95.1</td>
<td>621</td>
<td>93.3</td>
<td>632</td>
<td>93.5</td>
<td>631</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>40</td>
<td>130</td>
<td>128</td>
<td>130</td>
<td>128</td>
<td>130</td>
<td>128</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>619.ibm_s</td>
<td>40</td>
<td>40.6</td>
<td>129</td>
<td>41.0</td>
<td>128</td>
<td>41.1</td>
<td>127</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>40</td>
<td>138</td>
<td>95.8</td>
<td>136</td>
<td>97.6</td>
<td>136</td>
<td>97.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>40</td>
<td>104</td>
<td>85.4</td>
<td>104</td>
<td>85.1</td>
<td>104</td>
<td>85.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>40</td>
<td>215</td>
<td>55.2</td>
<td>225</td>
<td>52.7</td>
<td>230</td>
<td>51.6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>40</td>
<td>122</td>
<td>118</td>
<td>122</td>
<td>118</td>
<td>122</td>
<td>118</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>644.nab_s</td>
<td>40</td>
<td>80.5</td>
<td>217</td>
<td>80.2</td>
<td>218</td>
<td>80.2</td>
<td>218</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>40</td>
<td>97.8</td>
<td>93.2</td>
<td>99.6</td>
<td>91.6</td>
<td>97.9</td>
<td>93.1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>654.roms_s</td>
<td>40</td>
<td>134</td>
<td>117</td>
<td>132</td>
<td>119</td>
<td>134</td>
<td>117</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

**Operating System Notes**

Stack size set to unlimited using "ulimit -s unlimited"
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
  sync; echo 3>/proc/sys/vm/drop_caches

**General Notes**

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=core,compact"
LD_LIBRARY_PATH = "/home/cpu2017_u2/lib/ia32:/home/cpu2017_u2/lib/intel64"
OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

**Platform Notes**

BIOS Configuration:
Hyper-Threading set to Disabled
Thermal Configuration set to Maximum Cooling

(Continued on next page)
Hewlett Packard Enterprise
(Test Sponsor: HPE)
ProLiant DL580 Gen10
(2.50 GHz, Intel Xeon Gold 5215M)

SPECspeed2017_fp_base = 129
SPECspeed2017_fp_peak = Not Run

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Platform Notes (Continued)

Memory Patrol Scrubbing set to Disabled
LLC Prefetch set to Enabled
LLC Dead Line Allocation set to Disabled
Enhanced Processor Performance set to Enabled
Workload Profile set to General Peak Frequency Compute
  Energy/Performance Bias set to Balanced Power
Workload Profile set to Custom
  Numa Group Size Optimization set to Flat
  Intel UPI Link Power Management set to Enabled
Sysinfo program /home/cpu2017_u2/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on Linux-sypg Wed Jul 25 07:35:33 2018

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
  model name : Intel(R) Xeon(R) Gold 5215M CPU @ 2.50GHz
  4 "physical id"s (chips)
  40 "processors"
  cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 10
  siblings : 10
  physical 0: cores 0 1 2 3 4 8 9 10 11 12
  physical 1: cores 0 1 2 3 4 8 9 10 11 12
  physical 2: cores 0 1 2 3 4 8 9 10 11 12
  physical 3: cores 0 1 2 3 4 8 9 10 11 12

From lscpu:
  Architecture: x86_64
  CPU op-mode(s): 32-bit, 64-bit
  Byte Order: Little Endian
  CPU(s): 40
  On-line CPU(s) list: 0-39
  Thread(s) per core: 1
  Core(s) per socket: 10
  Socket(s): 4
  NUMA node(s): 4
  Vendor ID: GenuineIntel
  CPU family: 6
  Model: 85
  Model name: Intel(R) Xeon(R) Gold 5215M CPU @ 2.50GHz
  Stepping: 6
  CPU MHz: 2500.000
  BogoMIPS: 5000.00

(Continued on next page)
Platform Notes (Continued)

Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 14080K
NUMA node0 CPU(s): 0-9
NUMA node1 CPU(s): 10-19
NUMA node2 CPU(s): 20-29
NUMA node3 CPU(s): 30-39
Flags: fpu vme de pse tsc msr pae mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc intel_pme cmpxchg

From /proc/cpuinfo cache data

cache size: 14080 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9
node 0 size: 193091 MB
node 0 free: 192610 MB
node 1 cpus: 10 11 12 13 14 15 16 17 18 19
node 1 size: 193533 MB
node 1 free: 193209 MB
node 2 cpus: 20 21 22 23 24 25 26 27 28 29
node 2 size: 193533 MB
node 2 free: 193376 MB
node 3 cpus: 30 31 32 33 34 35 36 37 38 39
node 3 size: 193532 MB
node 3 free: 193358 MB
node distances:

node 0 1 2 3
0: 10 21 21 21
1: 21 10 21 21
2: 21 21 10 21
3: 21 21 21 10

From /proc/meminfo

(Continued on next page)
Hewlett Packard Enterprise
(Test Sponsor: HPE)
ProLiant DL580 Gen10
(2.50 GHz, Intel Xeon Gold 5215M)

SPECspeed2017_fp_base = 129
SPECspeed2017_fp_peak = Not Run

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Platform Notes (Continued)

MemTotal: 792260560 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
   os-release:
      NAME="SLES"
      VERSION="15"
      VERSION_ID="15"
      PRETTY_NAME="SUSE Linux Enterprise Server 15"
      ID="sles"
      ID_LIKE="suse"
      ANSI_COLOR="0;32"
      CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
   Linux linux-sypg 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
   x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation,
IBPB, IBRS_FW

run-level 3 Jul 25 07:33

SPEC is set to: /home/cpu2017_u2
   Filesystem Type Size Used Avail Use% Mounted on
   /dev/sdal xfs 894G 66G 829G 8% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   BIOS HPE U34 02/02/2019
   Memory:
      24x UNKNOWN NOT AVAILABLE
      24x UNKNOWN NOT AVAILABLE 32 GB 2 rank 2666

(End of data from sysinfo program)
SPEC CPU2017 Floating Point Speed Result

Hewlett Packard Enterprise
(Test Sponsor: HPE)
ProLiant DL580 Gen10
(2.50 GHz, Intel Xeon Gold 5215M)

SPECspeed2017_fp_base = 129
SPECspeed2017_fp_peak = Not Run

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE
Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: Feb-2019

Compiler Version Notes

==============================================================================
CC  619.lbm_s(base) 638.imagick_s(base) 644.nab_s(base)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
FC  607.cactuBSSN_s(base)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
FC  603.bwaves_s(base) 649.fotonik3d_s(base) 654.roms_s(base)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
CC  621.wrf_s(base) 627.cam4_s(base) 628.pop2_s(base)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

(Continued on next page)
SPEC CPU2017 Floating Point Speed Result

Hewlett Packard Enterprise
(Test Sponsor: HPE)
ProLiant DL580 Gen10
(2.50 GHz, Intel Xeon Gold 5215M)

SPECspeed2017_fp_base = 129
SPECspeed2017_fp_peak = Not Run

<table>
<thead>
<tr>
<th>CPU2017 License: 3</th>
<th>Test Date: Jun-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: HPE</td>
<td>Hardware Availability: Apr-2019</td>
</tr>
<tr>
<td>Tested by: HPE</td>
<td>Software Availability: Feb-2019</td>
</tr>
</tbody>
</table>

Base Compiler Invocation (Continued)

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-nostandard-realloc-lhs

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

(Continued on next page)
SPEC CPU2017 Floating Point Speed Result

Hewlett Packard Enterprise
(Test Sponsor: HPE)
ProLiant DL580 Gen10
(2.50 GHz, Intel Xeon Gold 5215M)

SPECspeed2017_fp_base = 129
SPECspeed2017_fp_peak = Not Run

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: Feb-2019

Base Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++ (continued):
-nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revA.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revA.xml

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.5 on 2018-07-25 07:35:32-0400.
Originally published on 2019-06-25.