Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)

<table>
<thead>
<tr>
<th>SPECrate2017_int_base = 231</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate2017_int_peak = Not Run</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Jun-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** May-2019

<table>
<thead>
<tr>
<th>Copies</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
</tr>
<tr>
<td>500.perlbench_r</td>
</tr>
<tr>
<td>502.gcc_r</td>
</tr>
<tr>
<td>505.mcf_r</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
</tr>
<tr>
<td>525.x264_r</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
</tr>
<tr>
<td>541.leela_r</td>
</tr>
<tr>
<td>548.exchange2_r</td>
</tr>
<tr>
<td>557.xz_r</td>
</tr>
</tbody>
</table>

**Hardware**
- **CPU Name:** Intel Xeon Gold 6240
- **Max MHz.:** 3900
- **Nominal:** 2600
- **Enabled:** 36 cores, 2 chips, 2 threads/core
- **Orderable:** 1,2 Chips
- **Cache L1:** 32 KB I+D on chip per core
- **Cache L2:** 1 MB I+D on chip per core
- **Cache L3:** 24.75 MB I+D on chip per chip
- **Other:** None
- **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)
- **Storage:** 1 x 1.9 TB SSD SAS
- **Other:** None

**Software**
- **OS:** SUSE Linux Enterprise Server 15 (x86_64) 4.12.14-23-default
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;
  Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
- **Parallel:** No
- **File System:** btrfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** Not Applicable
- **Other:** None
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)

SPECrate2017_int_base = 231
SPECrate2017_int_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>72</td>
<td>652</td>
<td>176</td>
<td>653</td>
<td>176</td>
<td>651</td>
<td>176</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>72</td>
<td>552</td>
<td>185</td>
<td>555</td>
<td>184</td>
<td>555</td>
<td>184</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>72</td>
<td>381</td>
<td>305</td>
<td>379</td>
<td>307</td>
<td>381</td>
<td>306</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>72</td>
<td>646</td>
<td>146</td>
<td>644</td>
<td>147</td>
<td>644</td>
<td>147</td>
</tr>
<tr>
<td>523.xalanbmk_r</td>
<td>72</td>
<td>299</td>
<td>255</td>
<td>298</td>
<td>255</td>
<td>299</td>
<td>255</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>72</td>
<td>276</td>
<td>458</td>
<td>276</td>
<td>458</td>
<td>276</td>
<td>457</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>72</td>
<td>430</td>
<td>192</td>
<td>430</td>
<td>192</td>
<td>430</td>
<td>192</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>72</td>
<td>646</td>
<td>184</td>
<td>641</td>
<td>186</td>
<td>645</td>
<td>185</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>72</td>
<td>395</td>
<td>478</td>
<td>398</td>
<td>474</td>
<td>397</td>
<td>475</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>72</td>
<td>515</td>
<td>151</td>
<td>516</td>
<td>151</td>
<td>515</td>
<td>151</td>
</tr>
</tbody>
</table>

SPECrate2017_int_base = 231
SPECrate2017_int_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes
The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

General Notes
Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/jre5.0.1-32"

Binaries compiled on a system with 1x Intel Core i9-799X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3 > /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)

SPECRate2017_int_base = 231
SPECRate2017_int_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

General Notes (Continued)

is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on linux-eqnk Tue Jun 25 13:31:18 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6240 CPU @ 2.60GHz
  2 "physical id"s (chips)
  72 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 18
siblings : 36
physical 0: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
physical 1: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 72
On-line CPU(s) list: 0-71
Thread(s) per core: 2
Core(s) per socket: 18
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6240 CPU @ 2.60GHz
Stepping: 6
CPU MHz: 2600.000
CPU max MHz: 3900.0000
CPU min MHz: 1000.0000

(Continued on next page)
## Platform Notes (Continued)

- BogoMIPS: 5200.00
- Virtualization: VT-x
- L1d cache: 32K
- L1i cache: 32K
- L2 cache: 1024K
- L3 cache: 25344K
- NUMA node0 CPU(s): 0-2,5,6,9,10,14,15,36-38,41,42,45,46,50,51
- NUMA node1 CPU(s): 3,4,7,8,11-13,16,17,39,40,43,44,47-49,52,53
- NUMA node2 CPU(s): 18-20,23,24,27,28,32,33,54-56,59,60,63,64,68,69
- NUMA node3 CPU(s): 21,22,25,26,29-31,34,35,37,58,61,62,65-67,70,71
- Flags: fpu vme de pse msr pae mce cx8 apic sep mtrr pge mca cmov
- cache size: 25344 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

Using /proc/cpuinfo cache data

(Continued on next page)
SPEC CPU2017 Integer Rate Result

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)

SPECrate2017_int_base = 231
SPECrate2017_int_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

From /proc/meminfo
MemTotal: 791182452 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
  os-release:
    NAME="SLES"
    VERSION="15"
    VERSION_ID="15"
    PRETTY_NAME="SUSE Linux Enterprise Server 15"
    ID="sles"
    ID_LIKE="suse"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
  Linux linux-eqnk 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
  x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Jun 25 13:26

SPEC is set to: /home/cpu2017
  Filesystem Type Size Used Avail Use% Mounted on
  /dev/sdb2 btrfs 221G 58G 163G 27% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

  BIOS Cisco Systems, Inc. B200M5.4.0.4b.0.0407191258 04/07/2019
  Memory:
      24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)

SPECraten2017_int_base = 231
SPECraten2017_int_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes
==============================================================================
CC  500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base) 525.x264_r(base)
   557.xz_r(base)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
CXXC 520.omnetpp_r(base) 523.xalancbmk_r(base) 531.deepsjeng_r(base)
   541.leela_r(base)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
FC  548.exchange2_r(base)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

Base Compiler Invocation
C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Base Portability Flags
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64

(Continued on next page)
**SPEC CPU2017 Integer Rate Result**

**Cisco Systems**

Cisco UCS B200 M5 (Intel Xeon Gold 6240, 2.60GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
</tbody>
</table>

**SPECrate2017_int_base = 231**

**SPECrate2017_int_peak = Not Run**

**Base Portability Flags (Continued)**

- 523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
- 525.x264_r: -DSPEC_LP64
- 531.deepsjeng_r: -DSPEC_LP64
- 541.leela_r: -DSPEC_LP64
- 548.exchange2_r: -DSPEC_LP64
- 557.xz_r: -DSPEC_LP64

**Base Optimization Flags**

**C benchmarks:**

- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`  
- `qopt-mem-layout-trans=4`  
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`  
- `-lqkmalloc`

**C++ benchmarks:**

- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`  
- `qopt-mem-layout-trans=4`  
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`  
- `-lqkmalloc`

**Fortran benchmarks:**

- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`  
- `qopt-mem-layout-trans=4`  
- `nostandard-realloc-lhs -align array32byte`  
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`  
- `-lqkmalloc`

The flags files that were used to format this result can be browsed at:


You can also download the XML flags sources by saving the following links:


SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.5 on 2019-06-25 16:31:17-0400.

Page 7  Standard Performance Evaluation Corporation (info@spec.org)  https://www.spec.org/