## SPEC® CPU2017 Floating Point Rate Result

**Hewlett Packard Enterprise**  
(Test Sponsor: HPE)  
Synergy 480 Gen10  
(2.20 GHz, Intel Xeon Gold 5220)

**SPECrates2017_fp_base** = 192  
**SPECrates2017_fp_peak** = Not Run

<table>
<thead>
<tr>
<th>Copies</th>
<th>SPECrate2017_fp_base</th>
<th>SPECrate2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>72</td>
<td>0</td>
<td>Not Run</td>
</tr>
<tr>
<td>72</td>
<td>106</td>
<td></td>
</tr>
<tr>
<td>72</td>
<td>110</td>
<td></td>
</tr>
<tr>
<td>72</td>
<td>143</td>
<td></td>
</tr>
<tr>
<td>72</td>
<td>165</td>
<td></td>
</tr>
<tr>
<td>72</td>
<td>221</td>
<td></td>
</tr>
<tr>
<td>72</td>
<td>461</td>
<td></td>
</tr>
<tr>
<td>72</td>
<td>470</td>
<td></td>
</tr>
<tr>
<td>72</td>
<td>318</td>
<td></td>
</tr>
<tr>
<td>72</td>
<td>841</td>
<td></td>
</tr>
</tbody>
</table>

### Hardware

- **CPU Name:** Intel Xeon Gold 5220  
- **Max MHz:** 3900  
- **Nominal:** 2200  
- **Enabled:** 36 cores, 2 chips, 2 threads/core  
- **Orderable:** 1, 2 chip(s)  
- **Cache L1:** 32 KB I + 32 KB D on chip per core  
- **L2:** 1 MB I+D on chip per core  
- **L3:** 24.75 MB I+D on chip per chip  
- **Other:** None  
- **Memory:** 384 GB (24 x 16 GB 2Rx8 PC4-2933Y-R, running at 2666)  
- **Storage:** 1 x 400 GB SAS SSD, RAID 0  
- **Other:** None

### Software

- **OS:** SUSE Linux Enterprise Server 15 (x86_64)  
- **Kernel:** 4.12.14-23-default  
- **Compiler:** C/C++: Version 19.0.2.187 of Intel C/C++  
- **Compiler Build:** 20190117 for Linux  
- **Fortran:** Version 19.0.2.187 of Intel Fortran  
- **Compiler Build:** 20190117 for Linux  
- **Firmware:** HPE BIOS Version I42 05/22/2019 released May-2019  
- **File System:** btrfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** Not Applicable  
- **Other:** None
SPEC CPU2017 Floating Point Rate Result

Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.20 GHz, Intel Xeon Gold 5220)

SPECrater2017_fp_base = 192
SPECrater2017_fp_peak = Not Run

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Base</td>
<td></td>
<td></td>
<td>Peak</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>503.bwaves_r</td>
<td>72</td>
<td>1569</td>
<td>460</td>
<td>1566</td>
<td>461</td>
<td>1566</td>
<td>461</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>72</td>
<td>551</td>
<td>165</td>
<td>552</td>
<td>165</td>
<td>553</td>
<td>165</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>72</td>
<td>478</td>
<td>143</td>
<td>479</td>
<td>143</td>
<td>478</td>
<td>143</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>72</td>
<td>1772</td>
<td>106</td>
<td>1770</td>
<td>106</td>
<td>1776</td>
<td>106</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>72</td>
<td>762</td>
<td>221</td>
<td>761</td>
<td>221</td>
<td>758</td>
<td>222</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>72</td>
<td>690</td>
<td>110</td>
<td>691</td>
<td>110</td>
<td>690</td>
<td>110</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>72</td>
<td>805</td>
<td>200</td>
<td>818</td>
<td>197</td>
<td>821</td>
<td>196</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>72</td>
<td>516</td>
<td>213</td>
<td>516</td>
<td>212</td>
<td>516</td>
<td>213</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>72</td>
<td>563</td>
<td>224</td>
<td>570</td>
<td>221</td>
<td>569</td>
<td>221</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>72</td>
<td>391</td>
<td>458</td>
<td>392</td>
<td>457</td>
<td>392</td>
<td>457</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>72</td>
<td>379</td>
<td>320</td>
<td>382</td>
<td>318</td>
<td>382</td>
<td>317</td>
</tr>
<tr>
<td>549.fofnik3d_r</td>
<td>72</td>
<td>1853</td>
<td>151</td>
<td>1856</td>
<td>151</td>
<td>1855</td>
<td>151</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>72</td>
<td>1360</td>
<td>84.1</td>
<td>1351</td>
<td>84.7</td>
<td>1367</td>
<td>83.7</td>
</tr>
</tbody>
</table>

SPECrater2017_fp_base = 192
SPECrater2017_fp_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
    sync; echo 3 > /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
    numactl --interleave=all runcpu <etc>

General Notes

Environment variables set by runcpu before the start of the run:
    LD_LIBRARY_PATH = "/home/cpu2017_u2/lib/ia32:/home/cpu2017_u2/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

(Continued on next page)
**SPEC CPU2017 Floating Point Rate Result**  
Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**  
/Test Sponsor: HPE/)  
Synergy 480 Gen10  
(2.20 GHz, Intel Xeon Gold 5220)

<table>
<thead>
<tr>
<th>SPECrate2017_fp_base</th>
<th>192</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate2017_fp_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE  
**Test Date:** Jul-2019  
**Hardware Availability:** May-2019  
**Software Availability:** Feb-2019

---

**General Notes (Continued)**

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

---

**Platform Notes**

BIOS Configuration:
- Thermal Configuration set to Maximum Cooling
- Memory Patrol Scrubbing set to Disabled
- LLC Prefetch set to Enabled
- LLC Dead Line Allocation set to Disabled
- Enhanced Processor Performance set to Enabled
- Workload Profile set to General Throughput Compute
- Workload Profile set to Custom
- Energy/Performance Bias set to Balanced Performance

Sysinfo program /home/cpu2017_u2/bin/sysinfo  
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9  
running on sy480g10-2 Wed Jul 3 22:26:07 2019

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo

- model name : Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz  
- 2 "physical id"s (chips)  
- 72 "processors"  
- cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
  - cpu cores : 18  
  - siblings : 36  
  - physical 0: cores 0 1 2 3 8 9 10 11 16 17 18 19 20 24 25 26 27  
  - physical 1: cores 0 1 2 3 8 9 10 11 16 17 18 19 20 24 25 26 27

From lscpu:

- Architecture: x86_64  
- CPU op-mode(s): 32-bit, 64-bit  
- Byte Order: Little Endian  
- CPU(s): 72  
- On-line CPU(s) list: 0-71  
- Thread(s) per core: 2  
- Core(s) per socket: 18  
- Socket(s): 2  
- NUMA node(s): 4  
- Vendor ID: GenuineIntel

(Continued on next page)
SPEC CPU2017 Floating Point Rate Result

Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.20 GHz, Intel Xeon Gold 5220)

<table>
<thead>
<tr>
<th>SPECrate2017_fp_base</th>
<th>192</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate2017_fp_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 3  
**Test Date:** Jul-2019  
**Test Sponsor:** HPE  
**Tested by:** HPE  
**Hardware Availability:** May-2019  
**Software Availability:** Feb-2019

#### Platform Notes (Continued)

```
CPU family:          6
Model:               85
Model name:          Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz
Stepping:            6
CPU MHz:             2200.000
BogoMIPS:            4400.00
Virtualization:      VT-x
L1d cache:           32K
L1i cache:           32K
L2 cache:            1024K
L3 cache:            25344K
NUMA node0 CPU(s):   0-8,36-44
NUMA node1 CPU(s):   9-17,45-53
NUMA node2 CPU(s):   18-26,54-62
NUMA node3 CPU(s):   27-35,63-71
```

Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pbus bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmxperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdmb fma cx16 xtrp pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_l3 cdp_l3 invpcid_single intel_pppin mba tpr_shadow vmmi flexpriority ept
vpid fsgsbase tsc_adjust bni hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsaves xsavec xgetbv1 xsave cqm_llc cqm_occuc_llc cqm_mbm_total cqm_mbm_local
ibpb ibrs stibp dtherm ida arat pln pts pkup ospke avx512_vnni arch_capabilities ssbd

```
/platform/cache.data

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.
```

```
node 0 cpus: 0 1 2 3 4 5 6 7 8 36 37 38 39 40 41 42 43 44
node 0 size: 96278 MB
node 0 free: 95815 MB
node 1 cpus: 9 10 11 12 13 14 15 16 17 45 46 47 48 49 50 51 52 53
node 1 size: 96735 MB
node 1 free: 96494 MB
node 2 cpus: 18 19 20 21 22 23 24 25 26 54 55 56 57 58 59 60 61 62
node 2 size: 96764 MB
node 2 free: 96614 MB
node 3 cpus: 27 28 29 30 31 32 33 34 35 63 64 65 66 67 68 69 70 71
node 3 size: 96565 MB
node 3 free: 96413 MB
node distances:
```

```
node 0 1 2 3
```

(Continued on next page)
### Platform Notes (Continued)

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0:</td>
<td>10</td>
<td>21</td>
<td>31</td>
</tr>
<tr>
<td>1:</td>
<td>21</td>
<td>10</td>
<td>31</td>
</tr>
<tr>
<td>2:</td>
<td>31</td>
<td>31</td>
<td>10</td>
</tr>
<tr>
<td>3:</td>
<td>31</td>
<td>31</td>
<td>21</td>
</tr>
</tbody>
</table>

From /proc/meminfo
- MemTotal: 395617160 kB
- HugePages_Total: 0
- Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
- NAME="SLES"
- VERSION="15"
- VERSION_ID="15"
- PRETTY_NAME="SUSE Linux Enterprise Server 15"
- ID="sles"
- ID_LIKE="suse"
- ANSI_COLOR="0;32"
- CPE_NAME="cpe:/o:suse:sles:15"

`uname -a`:
```
Linux sy480g10-2 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:
- CVE-2017-5754 (Meltdown): Not affected
- CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
- CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Jul 3 22:23

SPEC is set to: /home/cpu2017_u2
- Filesystem Type Size Used Avail Use% Mounted on
  /dev/sdb2 btrfs 371G 93G 277G 26% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
- BIOS HPE I42 05/22/2019
- Memory:
  - 24x UNKNOWN NOT AVAILABLE 16 GB 2 rank 2933, configured at 2666

(End of data from sysinfo program)
Hewlett Packard Enterprise  
(Test Sponsor: HPE)  
Synergy 480 Gen10  
(2.20 GHz, Intel Xeon Gold 5220)

SPEC CPU2017 Floating Point Rate Result

SPECrate2017_fp_base = 192

SPECrate2017_fp_peak = Not Run

Compiler Version Notes

==============================================================================
CC  519.lbm_r(base) 538.imagick_r(base) 544.nab_r(base)
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
==============================================================================

CC  511.povray_r(base) 526.blender_r(base)
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------
FC  507.cactuBSSN_r(base)
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------
FC  503.bwaves_r(base) 549.fotonik3d_r(base) 554.roms_r(base)
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

(Continued on next page)
Hewlett Packard Enterprise  
(Test Sponsor: HPE)  
Synergy 480 Gen10  
(2.20 GHz, Intel Xeon Gold 5220)  

SPECrates2017_fp_base = 192  
SPECrates2017_fp_peak = Not Run

<table>
<thead>
<tr>
<th>CPU2017 License: 3</th>
<th>Test Date: Jul-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: HPE</td>
<td>Hardware Availability: May-2019</td>
</tr>
<tr>
<td>Tested by: HPE</td>
<td>Software Availability: Feb-2019</td>
</tr>
</tbody>
</table>

Compiler Version Notes (Continued)

------------------------------------------------------------------------------------------------------------------------

CC  521.wrf_r(base) 527.cam4_r(base)
------------------------------------------------------------------------------------------------------------------------

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------------------------------------------------

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:
icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsinged-char

(Continued on next page)
SPEC CPU2017 Floating Point Rate Result

Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.20 GHz, Intel Xeon Gold 5220)

| SPECrate2017_fp_base = 192 |
| SPECrate2017_fp_peak = Not Run |

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Jul-2019
Hardware Availability: May-2019
Software Availability: Feb-2019

Base Portability Flags (Continued)

527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both C and C++:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.xml
<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU2017 License:</td>
<td>3</td>
<td>Test Date:</td>
</tr>
<tr>
<td>Test Sponsor:</td>
<td>HPE</td>
<td>Jul-2019</td>
</tr>
<tr>
<td>Tested by:</td>
<td>HPE</td>
<td>Hardware Availability:</td>
</tr>
<tr>
<td>Synergy 480 Gen10</td>
<td>(2.20 GHz, Intel Xeon Gold 5220)</td>
<td>May-2019</td>
</tr>
<tr>
<td>SPECrate2017_fp_base:</td>
<td>192</td>
<td>Software Availability:</td>
</tr>
<tr>
<td>SPECrate2017_fp_peak:</td>
<td>Not Run</td>
<td>Feb-2019</td>
</tr>
</tbody>
</table>

Hewlett Packard Enterprise
(Test Sponsor: HPE)

Copyright 2017-2019 Standard Performance Evaluation Corporation

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.5 on 2019-07-03 23:26:06-0400.