### Hardware

**CPU Name:** Intel Xeon Silver 4216  
**Max MHz.:** 3200  
**Nominal:** 2100  
**Enabled:** 32 cores, 2 chips, 2 threads/core  
**Orderable:** 1, 2 chip(s)  
**Cache L1:** 32 KB I + 32 KB D on chip per core  
**L2:** 1 MB I+D on chip per core  
**L3:** 22 MB I+D on chip per chip  
**Memory:** 384 GB (24 x 16 GB 2Rx8 PC4-2933Y-R, running at 2400)  
**Storage:** 1 x 400 GB SAS SSD, RAID 0  
**Other:** None

### Software

**OS:** SUSE Linux Enterprise Server 15 (x86_64)  
**Kernel:** 4.12.14-23-default  
**Compiler:** C/C++: Version 19.0.2.187 of Intel C/C++  
Compiler Build 20190117 for Linux;  
Fortran: Version 19.0.2.187 of Intel Fortran  
Compiler Build 20190117 for Linux  
**Parallel:** No  
**Firmware:** HPE BIOS Version I42 04/18/2019 released Apr-2019  
**File System:** xfs  
**System State:** Run level 3 (multi-user)  
**Base Pointers:** 64-bit  
**Peak Pointers:** Not Applicable  
**Other:** None

---

### SPEC

**SPECrate2017_fp_base =** 167  
**SPECrate2017_fp_peak =** Not Run
Hewlett Packard Enterprise
Synergy 480 Gen10
(2.10 GHz, Intel Xeon Silver 4216)

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>64</td>
<td>1544</td>
<td>416</td>
<td>1542</td>
<td>416</td>
<td>1544</td>
<td>416</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>64</td>
<td>584</td>
<td>139</td>
<td>585</td>
<td>139</td>
<td>585</td>
<td>138</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>64</td>
<td>502</td>
<td>121</td>
<td>500</td>
<td>122</td>
<td>497</td>
<td>122</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>64</td>
<td>1737</td>
<td>96.4</td>
<td>1751</td>
<td>95.6</td>
<td>1748</td>
<td>95.8</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>64</td>
<td>801</td>
<td>187</td>
<td>798</td>
<td>187</td>
<td>798</td>
<td>187</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>64</td>
<td>693</td>
<td>97.4</td>
<td>692</td>
<td>97.4</td>
<td>692</td>
<td>97.4</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>64</td>
<td>813</td>
<td>176</td>
<td>818</td>
<td>175</td>
<td>810</td>
<td>177</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>64</td>
<td>529</td>
<td>184</td>
<td>529</td>
<td>184</td>
<td>529</td>
<td>184</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>64</td>
<td>612</td>
<td>183</td>
<td>617</td>
<td>182</td>
<td>608</td>
<td>184</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>64</td>
<td>419</td>
<td>380</td>
<td>419</td>
<td>379</td>
<td>419</td>
<td>380</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>64</td>
<td>384</td>
<td>280</td>
<td>385</td>
<td>280</td>
<td>389</td>
<td>277</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>64</td>
<td>1826</td>
<td>137</td>
<td>1829</td>
<td>136</td>
<td>1826</td>
<td>137</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>64</td>
<td>1332</td>
<td>76.3</td>
<td>1340</td>
<td>75.9</td>
<td>1338</td>
<td>76.0</td>
</tr>
</tbody>
</table>

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3 > /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017_u2/lib/ia32:/home/cpu2017_u2/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

(Continued on next page)
Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.10 GHz, Intel Xeon Silver 4216)

SPECraten2017_fp_base = 167
SPECraten2017_fp_peak = Not Run

General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Configuration:
Thermal Configuration set to Maximum Cooling
Memory Patrol Scrubbing set to Disabled
LLC Prefetch set to Enabled
LLC Dead Line Allocation set to Disabled
Enhanced Processor Performance set to Enabled
Workload Profile set to General Throughput Compute
Workload Profile set to Custom
Energy/Performance Bias set to Balanced Performance

Sysinfo program /home/cpu2017_u2/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcede8f2999c33d61f64985e45859ea9
running on sy480-gen10 Mon Jul  8 22:23:39 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
2 "physical id"s (chips)
64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 16
siblings : 32
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 64
On-line CPU(s) list: 0-63
Thread(s) per core: 2
Core(s) per socket: 16
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel

(Continued on next page)
Platform Notes (Continued)

CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
Stepping: 6
CPU MHz: 2100.000
BogoMIPS: 4200.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 22528K
NUMA node0 CPU(s): 0-7,32-39
NUMA node1 CPU(s): 8-15,40-47
NUMA node2 CPU(s): 16-23,48-55
NUMA node3 CPU(s): 24-31,56-63
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtsscp
lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpref tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_13 cdpl_13 invpcid_single intel_ppin mba tpr_shadow vmmi flexpriority ept
vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsavesopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbb_total cqm_mbb_local
ibpb ibrs stib dtherm ida arat pln pts pkup ospke avx512_vnni arch_capabilities ssbd

/proc/cpuinfo cache data
  cache size : 22528 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.
  available: 4 nodes (0-3)
  node 0 cpus: 0 1 2 3 4 5 6 7 32 33 34 35 36 37 38 39
  node 0 size: 96279 MB
  node 0 free: 95919 MB
  node 1 cpus: 8 9 10 11 12 13 14 15 40 41 42 43 44 45 46 47
  node 1 size: 96735 MB
  node 1 free: 96555 MB
  node 2 cpus: 16 17 18 19 20 21 22 23 48 49 50 51 52 53 54 55
  node 2 size: 96764 MB
  node 2 free: 96604 MB
  node 3 cpus: 24 25 26 27 28 29 30 31 56 57 58 59 60 61 62 63
  node 3 size: 96566 MB
  node 3 free: 96412 MB
  node distances:
    node 0 1 2 3
Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.10 GHz, Intel Xeon Silver 4216)

SPECrate2017_fp_base = 167
SPECrate2017_fp_peak = Not Run

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Platform Notes (Continued)

0: 10 21 31 31
1: 21 10 31 31
2: 31 31 10 21
3: 31 31 21 10

From /proc/meminfo
MemTotal: 395619696 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*

uname -a:
Linux sy480-gen10 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Jul 8 22:21

SPEC is set to: /home/cpu2017_u2
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda3 xfs 405G 252G 154G 63% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS HPE I42 04/18/2019
Memory:
24x UNKNOWN NOT AVAILABLE 16 GB 2 rank 2933, configured at 2400

(End of data from sysinfo program)
Hewlett Packard Enterprise  
(Test Sponsor: HPE)  
Synergy 480 Gen10  
(2.10 GHz, Intel Xeon Silver 4216)  

**SPEC CPU2017 Floating Point Rate Result**  
Copyright 2017-2019 Standard Performance Evaluation Corporation

<table>
<thead>
<tr>
<th>SPECrate2017_fp_base</th>
<th>167</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate2017_fp_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

**Compiler Version Notes**

```
==============================================================================
CC  519.lbm_r(base) 538.imagick_r(base) 544.nab_r(base)
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
CXXC 508.namd_r(base) 510.parest_r(base)
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
CC  511.povray_r(base) 526.blender_r(base)
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
FC  507.cactuBSSN_r(base)
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
FC  503.bwaves_r(base) 549.fotonik3d_r(base) 554.roms_r(base)
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
```

(Continued on next page)
**Compiler Version Notes (Continued)**

---

```
CC  521.wrf_r(base) 527.cam4_r(base)
```

Intel (R) Fortran Intel (R) 64 Compiler for applications running on Intel (R) 64, Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel (R) C Intel (R) 64 Compiler for applications running on Intel (R) 64, Version 19.0.2.187 Build 20190117
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
---

**Base Compiler Invocation**

C benchmarks:
```
icc -m64 -std=c11
```

C++ benchmarks:
```
icpc -m64
```

Fortran benchmarks:
```
ifort -m64
```

Benchmarks using both Fortran and C:
```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:
```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:
```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

**Base Portability Flags**

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char

(Continued on next page)
Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.10 GHz, Intel Xeon Silver 4216)

SPECrate2017_fp_base = 167
SPECrate2017_fp_peak = Not Run

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

**Base Portability Flags (Continued)**

527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

**Base Optimization Flags**

C benchmarks:
-xCORE-AVX2 -ipo -03 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

C++ benchmarks:
-xCORE-AVX2 -ipo -03 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

Fortran benchmarks:
-xCORE-AVX2 -ipo -03 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -03 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both C and C++:
-xCORE-AVX2 -ipo -03 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:
-xCORE-AVX2 -ipo -03 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.xml
SPEC CPU2017 Floating Point Rate Result

Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.10 GHz, Intel Xeon Silver 4216)

SPECrate2017_fp_base = 167
SPECrate2017_fp_peak = Not Run

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Jul-2019
Hardware Availability: Apr-2019
Software Availability: Feb-2019

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.5 on 2019-07-08 23:23:38-0400.
Report generated on 2019-08-06 17:59:20 by CPU2017 PDF formatter v6067.
Originally published on 2019-08-06.