SPEC® CPU2017 Integer Rate Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.10 GHz, Intel Xeon Silver 4216)

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Jul-2019
Hardware Availability: Apr-2019
Software Availability: Feb-2019

SPECrate2017_int_base = 174
SPECrate2017_int_peak = Not Run

Hardware
CPU Name: Intel Xeon Silver 4216
Max MHz.: 3200
Nominal: 2100
Enabled: 32 cores, 2 chips, 2 threads/core
Orderable: 1, 2 chip(s)
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 22 MB I+D on chip per chip
Other: None
Memory: 384 GB (24 x 16 GB 2Rx8 PC4-2933Y-R, running at 2400)
Storage: 1 x 400 GB SAS SSD, RAID 0
Other: None

Software
OS: SUSE Linux Enterprise Server 15 (x86_64)
Kernel 4.12.14-23-default
Compiler: C/C++: Version 19.0.2.187 of Intel C/C++ Compiler Build 20190117 for Linux;
Fortran: Version 19.0.2.187 of Intel Fortran Compiler Build 20190117 for Linux
Parallel: No
Firmware: HPE BIOS Version I42 04/18/2019 released Apr-2019
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: Not Applicable
Other: None
Hewlett Packard Enterprise  
(Test Sponsor: HPE)  
Synergy 480 Gen10  
(2.10 GHz, Intel Xeon Silver 4216)  

**SPEC CPU2017 Integer Rate Result**  
Copyright 2017-2019 Standard Performance Evaluation Corporation

SPECrate2017_int_base = 174  
SPECrate2017_int_peak = Not Run

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>64</td>
<td>767</td>
<td>133</td>
<td>769</td>
<td>132</td>
<td>773</td>
<td>132</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>64</td>
<td>621</td>
<td>146</td>
<td>619</td>
<td>146</td>
<td>620</td>
<td>146</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>64</td>
<td>445</td>
<td>232</td>
<td>443</td>
<td>233</td>
<td>444</td>
<td>233</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>64</td>
<td>701</td>
<td>120</td>
<td>700</td>
<td>120</td>
<td>702</td>
<td>120</td>
</tr>
<tr>
<td>523.xalanbmk_r</td>
<td>64</td>
<td>344</td>
<td>196</td>
<td>345</td>
<td>196</td>
<td>344</td>
<td>197</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>64</td>
<td>333</td>
<td>337</td>
<td>332</td>
<td>334</td>
<td>333</td>
<td>336</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>64</td>
<td>508</td>
<td>144</td>
<td>509</td>
<td>144</td>
<td>509</td>
<td>144</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>64</td>
<td>785</td>
<td>135</td>
<td>793</td>
<td>134</td>
<td>782</td>
<td>135</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>64</td>
<td>548</td>
<td>306</td>
<td>549</td>
<td>305</td>
<td>547</td>
<td>307</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>64</td>
<td>582</td>
<td>119</td>
<td>582</td>
<td>119</td>
<td>581</td>
<td>119</td>
</tr>
</tbody>
</table>

SPECrate2017_int_base = 174  
SPECrate2017_int_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

**Submit Notes**

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

**Operating System Notes**

Stack size set to unlimited using "ulimit -s unlimited"  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
`sync; echo 3 > /proc/sys/vm/drop_caches`  
runcpu command invoked through numactl i.e.:  
`numactl --interleave=all runcpu <etc>`

**General Notes**

Environment variables set by runcpu before the start of the run:  
`LD_LIBRARY_PATH = "/home/cpu2017_u2/lib/ia32:/home/cpu2017_u2/lib/intel64"`

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.5  
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)
General Notes (Continued)

is mitigated in the system as tested and documented.

Platform Notes

BIOS Configuration:
Thermal Configuration set to Maximum Cooling
Memory Patrol Scrubbing set to Disabled
LLC Prefetch set to Enabled
LLC Dead Line Allocation set to Disabled
Enhanced Processor Performance set to Enabled
Workload Profile set to General Throughput Compute
Workload Profile set to Custom
Energy/Performance Bias set to Balanced Performance

Sysinfo program /home/cpu2017_u2/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on sy480-gen10 Mon Jul  8 15:33:02 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
  2 "physical id"s (chips)
  64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 16
siblings : 32
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 64
On-line CPU(s) list: 0-63
Thread(s) per core: 2
Core(s) per socket: 16
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
SPEC CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.10 GHz, Intel Xeon Silver 4216)

SPECRate2017_int_base = 174
SPECRate2017_int_peak = Not Run

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Jul-2019
Hardware Availability: Apr-2019
Software Availability: Feb-2019

Platform Notes (Continued)

Stepping: 6
CPU MHz: 2100.000
BogoMIPS: 4200.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 22528K
NUMA node0 CPU(s): 0-7,32-39
NUMA node1 CPU(s): 8-15,40-47
NUMA node2 CPU(s): 16-23,48-55
NUMA node3 CPU(s): 24-31,56-63

Flags: fpu vme de pse mce sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdmb fma cx16 xtrm pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt

/proc/cpuinfo cache data

From numacl --hardware WARNING: a numacl 'node' might or might not correspond to a
physical chip.
available: 4 nodes (0-3)
nodc 0 cpus: 0 1 2 3 4 5 6 7 32 33 34 35 36 37 38 39
node 0 size: 96279 MB
node 0 free: 96006 MB
node 1 cpus: 8 9 10 11 12 13 14 15 40 41 42 43 44 45 46 47
node 1 size: 96764 MB
node 1 free: 96601 MB
node 2 cpus: 16 17 18 19 20 21 22 23 48 49 50 51 52 53 54 55
node 2 size: 96764 MB
node 2 free: 96591 MB
node 3 cpus: 24 25 26 27 28 29 30 31 56 57 58 59 60 61 62 63
node 3 size: 96537 MB
node 3 free: 96294 MB
node distances:
nodc 0 1 2 3
0: 10 21 31 31
1: 21 10 31 31
2: 31 31 10 21

(Continued on next page)
Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.10 GHz, Intel Xeon Silver 4216)

SPECrate2017_int_base = 174
SPECrate2017_int_peak = Not Run

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Platform Notes (Continued)

3: 31 31 21 10

From /proc/meminfo
MemTotal: 395619696 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux sy480-gen10 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Jul 8 15:31

SPEC is set to: /home/cpu2017_u2
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda3 xfs 405G 250G 156G 62% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS HPE I42 04/18/2019
Memory:
24x UNKNOWN NOT AVAILABLE 16 GB 2 rank 2933, configured at 2400

(End of data from sysinfo program)
SPEC CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.10 GHz, Intel Xeon Silver 4216)

<table>
<thead>
<tr>
<th>SPECrate2017_int_base = 174</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate2017_int_peak = Not Run</td>
</tr>
</tbody>
</table>

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Jul-2019
Hardware Availability: Apr-2019
Software Availability: Feb-2019

Compiler Version Notes

==============================================================================
CC  500.perlbench_r(base)  502.gcc_r(base)  505.mcf_r(base)  525.x264_r(base)  
     557.xz_r(base)
==============================================================================
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
---------------------------------------------------------------------------

==============================================================================
CXXC  520.omnetpp_r(base)  523.xalancbmk_r(base)  531.deepsjeng_r(base)  
     541.leela_r(base)
---------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
---------------------------------------------------------------------------

==============================================================================
FC  548.exchange2_r(base)  
---------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
---------------------------------------------------------------------------

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Base Portability Flags

500.perlbench_r: -DSPEC_LP64  -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64

(Continued on next page)
**SPEC CPU2017 Integer Rate Result**

**Hewlett Packard Enterprise**  
(Test Sponsor: HPE)  
Synergy 480 Gen10  
(2.10 GHz, Intel Xeon Silver 4216)  

| SPECrate2017_int_base = | 174 |
| SPECrate2017_int_peak = | Not Run |

| CPU2017 License: | 3 |
| Test Sponsor: | HPE |
| Tested by: | HPE |

**Base Portability Flags (Continued)**

- 523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX  
- 525.x264_r: -DSPEC_LP64  
- 531.deepsjeng_r: -DSPEC_LP64  
- 541.leela_r: -DSPEC_LP64  
- 548.exchange2_r: -DSPEC_LP64  
- 557.xz_r: -DSPEC_LP64  

**Base Optimization Flags**

**C benchmarks:**
- -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
- -qopt-mem-layout-trans=4  
- -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.1.144/linux/compiler/lib/intel64  
- -lqkmalloc  

**C++ benchmarks:**
- -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
- -qopt-mem-layout-trans=4  
- -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.1.144/linux/compiler/lib/intel64  
- -lqkmalloc  

**Fortran benchmarks:**
- -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
- -qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
- -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.1.144/linux/compiler/lib/intel64  
- -lqkmalloc  

The flags files that were used to format this result can be browsed at:

- [http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.html](http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.html)

You can also download the XML flags sources by saving the following links:

- [http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.xml](http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.xml)

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.5 on 2019-07-08 16:33:01-0400.  
Report generated on 2019-08-06 17:59:01 by CPU2017 PDF formatter v6067.  
Originally published on 2019-08-06.