# SPEC CPU®2017 Floating Point Rate Result

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8260, 2.40GHz)

<table>
<thead>
<tr>
<th>Copies</th>
<th>SPECrate®2017_fp_base</th>
<th>SPECrate®2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>96</td>
<td>Not Run</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>96</td>
<td></td>
</tr>
<tr>
<td>508.namd_r</td>
<td>96</td>
<td></td>
</tr>
<tr>
<td>510.parest_r</td>
<td>96</td>
<td></td>
</tr>
<tr>
<td>511.povray_r</td>
<td>96</td>
<td></td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>96</td>
<td></td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>96</td>
<td></td>
</tr>
<tr>
<td>526.blender_r</td>
<td>96</td>
<td></td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>96</td>
<td></td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>96</td>
<td></td>
</tr>
<tr>
<td>544.nab_r</td>
<td>96</td>
<td></td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>96</td>
<td></td>
</tr>
<tr>
<td>554.roms_r</td>
<td>96</td>
<td></td>
</tr>
</tbody>
</table>

### Hardware

- **CPU Name:** Intel Xeon Platinum 8260
- **Max MHz:** 3900
- **Nominal:** 2400
- **Enabled:** 48 cores, 2 chips, 2 threads/core
- **Orderable:** 1, 2 chip(s)
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **L2:** 1 MB I+D on chip per core
- **L3:** 35.75 MB I+D on chip per chip
- **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)
- **Storage:** 1 x 960 GB SATA M.2 SSD
- **Other:** None

### Software

- **OS:** SUSE Linux Enterprise Server 15 (x86_64) 4.12.14-23-default
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
- **Parallel:** No
- **Firmware:** Version 4.0.4b released Apr-2019
- **File System:** xfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** Not Applicable
- **Other:** None
- **Power Management:** --
## SPEC CPU®2017 Floating Point Rate Result

**Cisco Systems**  
Cisco UCS B200 M5 (Intel Xeon Platinum 8260, 2.40GHz)  

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>96</td>
<td>1808</td>
<td>532</td>
<td>1808</td>
<td>532</td>
<td>1807</td>
<td>533</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>96</td>
<td>592</td>
<td>205</td>
<td>592</td>
<td>205</td>
<td>592</td>
<td>205</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>96</td>
<td>451</td>
<td>202</td>
<td>451</td>
<td>202</td>
<td>451</td>
<td>202</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>96</td>
<td>1914</td>
<td>131</td>
<td>1895</td>
<td>133</td>
<td>1892</td>
<td>133</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>96</td>
<td>752</td>
<td>298</td>
<td>750</td>
<td>299</td>
<td>753</td>
<td>298</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>96</td>
<td>793</td>
<td>128</td>
<td>793</td>
<td>128</td>
<td>793</td>
<td>128</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>96</td>
<td>904</td>
<td>238</td>
<td>904</td>
<td>238</td>
<td>890</td>
<td>242</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>96</td>
<td>526</td>
<td>278</td>
<td>526</td>
<td>278</td>
<td>525</td>
<td>279</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>96</td>
<td>569</td>
<td>295</td>
<td>560</td>
<td>300</td>
<td>561</td>
<td>299</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>96</td>
<td>385</td>
<td>621</td>
<td>384</td>
<td>622</td>
<td>385</td>
<td>621</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>96</td>
<td>355</td>
<td>456</td>
<td>359</td>
<td>450</td>
<td>355</td>
<td>455</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>96</td>
<td>2197</td>
<td>170</td>
<td>2196</td>
<td>170</td>
<td>2197</td>
<td>170</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>96</td>
<td>1431</td>
<td>107</td>
<td>1432</td>
<td>107</td>
<td>1432</td>
<td>107</td>
</tr>
</tbody>
</table>

### Results Table

**SPECrate®2017_fp_base = 245**  
**SPECrate®2017_fp_peak = Not Run**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

### Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

### General Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64/:/home/cpu2017/lib/ia32/:/home/cpu2017/je5.0.1-32"
```

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.5  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
`sync; echo 3 > /proc/sys/vm/drop_caches`

runcpu command invoked through numactl i.e.:

```
numactl --interleave=all runcpu <etc>
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Platinum 8260, 2.40GHz)

SPECrate®2017_fp_base = 245
SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

General Notes (Continued)

is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
running on linux-3xnd Thu Aug 22 19:45:21 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Platinum 8260 CPU @ 2.40GHz
        2 "physical id"s (chips)
        96 "processors"
        cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
            cpu cores : 24
            siblings : 48
                physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
                physical 1: cores 0 1 2 3 4 5 6 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29

From lscpu:
    Architecture: x86_64
    CPU op-mode(s): 32-bit, 64-bit
    Byte Order: Little Endian
    CPU(s): 96
    On-line CPU(s) list: 0-95
    Thread(s) per core: 2
    Core(s) per socket: 24
    Socket(s): 2
    NUMA node(s): 4
    Vendor ID: GenuineIntel
    CPU family: 6

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Platinum 8260, 2.40GHz)

SPECrater®2017_fp_base = 245
SPECrater®2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

Model: 85
Model name: Intel(R) Xeon(R) Platinum 8260 CPU @ 2.40GHz
Stepping: 6
CPU MHz: 2400.000
CPU max MHz: 3900.0000
CPU min MHz: 1000.0000
BogoMIPS: 4800.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 36608K
NUMA node0 CPU(s): 0-3,7-9,13-15,19,20,24-57,61-63,67,68
NUMA node1 CPU(s): 4-6,10-12,16-18,21-23,52-54,58-60,64-66,69-71
NUMA node2 CPU(s): 24-27,31,32,36-38,42-44,75-79,80-84,86,90-92
NUMA node3 CPU(s): 28-30,33-35,39-41,45-47,76-78,81-83,87-91-95
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc arch_perfmon pebs bts rep_good ntopology nonstop_tsc cpuid
aperfmpref tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdmb fma cx16 xptr pdcem pcd dca sse4_1 sse4_2 x2apic movbe popcnt
		tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_l3 cdp_l3 invpcid_single intel.ppinit trusted_tsc arch_perfmon pebs bts rep_good
xtopology nonstop_tsc cpuid

/proc/cpuinfo cache data
		cache size : 36608 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Platinum 8260, 2.40GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base = 245</th>
<th>CPU2017 License: 9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak = Not Run</td>
<td>Test Sponsor: Cisco Systems</td>
</tr>
<tr>
<td></td>
<td>Tested by: Cisco Systems</td>
</tr>
</tbody>
</table>

Platform Notes (Continued)

node distances:
node 0 1 2 3
0: 10 11 21 21
1: 11 10 21 21
2: 21 21 10 11
3: 21 21 11 10

From /proc/meminfo
   MemTotal: 791164588 kB
   HugePages_Total: 0
   Hugepagesize: 2048 kB

From /etc/*release*/etc/*version*/
   os-release:
      NAME="SLES"
      VERSION="15"
      VERSION_ID="15"
      PRETTY_NAME="SUSE Linux Enterprise Server 15"
      ID="sles"
      ID_LIKE="suse"
      ANSI_COLOR="0;32"
      CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
   Linux linux-3xnd 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
   x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Aug 22 14:45

SPEC is set to: /home/cpu2017

<table>
<thead>
<tr>
<th>Filesystem</th>
<th>Type</th>
<th>Size</th>
<th>Used</th>
<th>Avail</th>
<th>Use%</th>
<th>Mounted on</th>
</tr>
</thead>
<tbody>
<tr>
<td>/dev/sdb4</td>
<td>xfs</td>
<td>100G</td>
<td>33G</td>
<td>68G</td>
<td>33%</td>
<td>/home</td>
</tr>
</tbody>
</table>

Additional information from dmidecode follows. WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   BIOS Cisco Systems, Inc. B200M5.4.0.4b.0.0407191258 04/07/2019
   Memory:
      24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Platinum 8260, 2.40GHz)

SPECrate®2017_fp_base = 245
SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Aug-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes

==============================================================================
<table>
<thead>
<tr>
<th>C</th>
<th>519.lbm_r(base) 538.imagick_r(base) 544.nab_r(base)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,</td>
<td></td>
</tr>
<tr>
<td>Version 19.0.4.227 Build 20190416</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>--------------------------------------------------</td>
</tr>
</tbody>
</table>

==============================================================================
<table>
<thead>
<tr>
<th>C++</th>
<th>508.namd_r(base) 510.parest_r(base)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,</td>
<td></td>
</tr>
<tr>
<td>Version 19.0.4.227 Build 20190416</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
<tr>
<td>----</td>
<td>-----------------------------------</td>
</tr>
</tbody>
</table>

==============================================================================
<table>
<thead>
<tr>
<th>C++, C</th>
<th>511.povray_r(base) 526.blender_r(base)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,</td>
<td></td>
</tr>
<tr>
<td>Version 19.0.4.227 Build 20190416</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
<tr>
<td>Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,</td>
<td></td>
</tr>
<tr>
<td>Version 19.0.4.227 Build 20190416</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
<tr>
<td>Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64,</td>
<td></td>
</tr>
<tr>
<td>Version 19.0.4.227 Build 20190416</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
<tr>
<td>-------</td>
<td>--------------------------------------</td>
</tr>
</tbody>
</table>

==============================================================================
<table>
<thead>
<tr>
<th>C++, C, Fortran</th>
<th>507.cactuBSSN_r(base)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,</td>
<td></td>
</tr>
<tr>
<td>Version 19.0.4.227 Build 20190416</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
<tr>
<td>Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,</td>
<td></td>
</tr>
<tr>
<td>Version 19.0.4.227 Build 20190416</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
<tr>
<td>Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64,</td>
<td></td>
</tr>
<tr>
<td>Version 19.0.4.227 Build 20190416</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
<tr>
<td>----------------</td>
<td>----------------------</td>
</tr>
</tbody>
</table>

==============================================================================
<table>
<thead>
<tr>
<th>Fortran</th>
<th>503.bwaves_r(base) 549.fotonik3d_r(base) 554.roms_r(base)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64,</td>
<td></td>
</tr>
<tr>
<td>Version 19.0.4.227 Build 20190416</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>--------------------------------------------------</td>
</tr>
</tbody>
</table>

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Platinum 8260, 2.40GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECrate®2017_fp_base = 245
SPECrate®2017_fp_peak = Not Run

Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes (Continued)

===============================================================================
Fortran, C      | 521.wrf_r(base) 527.cam4_r(base)
===============================================================================
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
===============================================================================
Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:
icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Platinum 8260, 2.40GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base =</th>
<th>245</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak =</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Base Portability Flags (Continued)

```
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

C++ benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Platinum 8260, 2.40GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base</th>
<th>245</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
</tbody>
</table>

Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.