Cisco Systems  
Cisco UCS C240 M5 (Intel Xeon Gold 6246, 3.30GHz)  

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems  

SPECrater®2017 int_base = 186  
SPECrater®2017 int_peak = 193

<table>
<thead>
<tr>
<th>Software</th>
<th>Hardware</th>
</tr>
</thead>
<tbody>
<tr>
<td>OS: SUSE Linux Enterprise Server 15 (x86_64) 4.12.14-23-default</td>
<td>CPU Name: Intel Xeon Gold 6246</td>
</tr>
<tr>
<td>Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux</td>
<td>Max MHz: 4200</td>
</tr>
<tr>
<td>Parallel: No</td>
<td>Nominal: 3300</td>
</tr>
<tr>
<td>Firmware: Version 4.0.3 released Mar-2019</td>
<td>Enabled: 24 cores, 2 chips, 2 threads/core</td>
</tr>
<tr>
<td>File System: xfs</td>
<td>Orderable: 1.2 Chips</td>
</tr>
<tr>
<td>System State: Run level 3 (multi-user)</td>
<td>Cache L1: 32 KB I + 32 KB D on chip per core</td>
</tr>
<tr>
<td>Base Pointers: 64-bit</td>
<td>L2: 1 MB I+D on chip per core</td>
</tr>
<tr>
<td>Peak Pointers: 32/64-bit</td>
<td>L3: 24.75 MB I+D on chip per chip</td>
</tr>
<tr>
<td>Other: None</td>
<td>Other: None</td>
</tr>
<tr>
<td>Other: jemalloc memory allocator V5.0.1</td>
<td>Power Management: --</td>
</tr>
</tbody>
</table>

500.perlbench_r  
502.gcc_r  
505.mcf_r  
520.omnetpp_r  
523.xalancbmk_r  
525.x264_r  
531.deepsjeng_r  
541.leela_r  
548.exchange2_r  
557.xz_r

SPECrater®2017 int_base (186)  
SPECrater®2017 int_peak (193)
## Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>48</td>
<td>545</td>
<td>140</td>
<td>548</td>
<td>140</td>
<td>548</td>
<td>139</td>
<td>48</td>
<td>479</td>
<td>160</td>
<td>481</td>
<td>159</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>48</td>
<td>452</td>
<td>150</td>
<td>450</td>
<td>151</td>
<td>448</td>
<td>152</td>
<td>48</td>
<td>395</td>
<td>172</td>
<td>395</td>
<td>172</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>48</td>
<td>308</td>
<td>252</td>
<td>306</td>
<td>253</td>
<td>307</td>
<td>253</td>
<td>48</td>
<td>308</td>
<td>252</td>
<td>306</td>
<td>253</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>48</td>
<td>574</td>
<td>110</td>
<td>575</td>
<td>110</td>
<td>577</td>
<td>109</td>
<td>48</td>
<td>576</td>
<td>109</td>
<td>573</td>
<td>110</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>48</td>
<td>226</td>
<td>224</td>
<td>226</td>
<td>225</td>
<td>227</td>
<td>224</td>
<td>48</td>
<td>217</td>
<td>234</td>
<td>217</td>
<td>233</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>48</td>
<td>216</td>
<td>389</td>
<td>216</td>
<td>390</td>
<td>216</td>
<td>389</td>
<td>48</td>
<td>206</td>
<td>409</td>
<td>206</td>
<td>407</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>48</td>
<td>359</td>
<td>153</td>
<td>359</td>
<td>153</td>
<td>359</td>
<td>153</td>
<td>48</td>
<td>360</td>
<td>153</td>
<td>359</td>
<td>153</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>48</td>
<td>538</td>
<td>148</td>
<td>538</td>
<td>148</td>
<td>545</td>
<td>146</td>
<td>48</td>
<td>539</td>
<td>148</td>
<td>538</td>
<td>148</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>48</td>
<td>334</td>
<td>376</td>
<td>335</td>
<td>375</td>
<td>334</td>
<td>376</td>
<td>48</td>
<td>335</td>
<td>375</td>
<td>335</td>
<td>375</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>48</td>
<td>446</td>
<td>116</td>
<td>447</td>
<td>116</td>
<td>446</td>
<td>116</td>
<td>48</td>
<td>446</td>
<td>116</td>
<td>446</td>
<td>116</td>
</tr>
</tbody>
</table>

### Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

### General Notes

- Environment variables set by runcpu before the start of the run:
  - `LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"`
- Binaries compiled on a system with 1x Intel Core i9-799X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5
- Transparent Huge Pages enabled by default
- Prior to runcpu invocation
- Filesystem page cache synced and cleared with:
  - `sync; echo 3 > /proc/sys/vm/drop_caches`
- runcpu command invoked through numactl i.e.:
  - `numactl --interleave=all runcpu <etc>`

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6246, 3.30GHz)

SPECrate®2017_int_base = 186
SPECrate®2017_int_peak = 193

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Aug-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

General Notes (Continued)

is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on linux-2vgg Fri Aug 30 13:44:33 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6246 CPU @ 3.30GHz
  2 "physical id"s (chips)
  48 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 12
siblings : 24
physical 0: cores 2 3 4 10 11 16 17 20 24 25 27
physical 1: cores 0 2 4 8 9 10 11 17 18 19 25 27

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 48
On-line CPU(s) list: 0-47
Thread(s) per core: 2
Core(s) per socket: 12
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6246 CPU @ 3.30GHz
Stepping: 7

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6246, 3.30GHz)

Copyright 2017-2019 Standard Performance Evaluation Corporation

SPECrate®2017_int_base = 186
SPECrate®2017_int_peak = 193

Platform Notes (Continued)

CPU MHz: 3300.000
CPU max MHz: 4200.0000
CPU min MHz: 1200.0000
BogoMIPS: 6600.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 25344K
NUMA node0 CPU(s): 0,1,6,7,9,10,24,25,30,31,33,34
NUMA node1 CPU(s): 2-5,8,11,26-29,32,35
NUMA node2 CPU(s): 12,13,15,16,19,22,36,37,39,40,43,46
NUMA node3 CPU(s): 14,17,18,20,21,23,38,41,42,44,45,47

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpref tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdmb fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_l3 cdp_l3 invpcid_single mba tpr_shadow vnmi flexpriority ept vpid fsgsbase
tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a avx512f avx512dq
rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsavec
xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbb_total cqm_mbb_local ibpb ibrs stibp
dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku ospke avx512_vnni
arch_capabilities ssbd

/proc/cpuinfo cache data
cache size : 25344 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.
available: 4 nodes (0-3)
node 0 cpus: 0 1 6 7 9 10 24 25 30 31 33 34
node 0 size: 192075 MB
node 0 free: 191666 MB
node 1 cpus: 2 3 4 5 8 11 26 27 28 29 32 35
node 1 size: 193528 MB
node 1 free: 193308 MB
node 2 cpus: 12 13 15 16 19 22 36 37 39 40 43 46
node 2 size: 193528 MB
node 2 free: 193318 MB
node 3 cpus: 14 17 18 20 21 23 38 41 42 44 45 47
node 3 size: 193526 MB
node 3 free: 193287 MB
node distances:
node 0 1 2 3
0: 10 11 21 21

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6246, 3.30GHz)

SPECCPU2017 Integer Rate Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

SPECRate®2017_int_base = 186
SPECRate®2017_int_peak = 193

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

1:  11 10 21 21
2:  21 21 10 11
3:  21 21 11 10

From /proc/meminfo
MemTotal:       791202936 kB
HugePages_Total:       0
Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
os-release:
    NAME="SLES"
    VERSION="15"
    VERSION_ID="15"
    PRETTY_NAME="SUSE Linux Enterprise Server 15"
    ID="sles"
    ID_LIKE="suse"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
    Linux linux-2vgg 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2017-5754 (Meltdown):    Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Aug 30 13:33

SPEC is set to: /home/cpu2017
    Filesystem  Type  Size  Used Avail Use% Mounted on
    /dev/sdal   xfs   373G  16G  357G  5% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
BIOS Cisco Systems, Inc. C240M5.4.0.3.34.0301190218 03/01/2019
Memory:
    24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6246, 3.30GHz)

SPECrate®2017_int_base = 186
SPECrate®2017_int_peak = 193

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes
==============================================================================
C       | 502.gcc_r(peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
==============================================================================
C       | 500.perlbmch_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
| 525.x264_r(base, peak) 557.xz_r(base, peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
==============================================================================
C       | 502.gcc_r(peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
==============================================================================
C       | 500.perlbmch_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
| 525.x264_r(base, peak) 557.xz_r(base, peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
==============================================================================
C++     | 523.xalancbmk_r(peak)
==============================================================================
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
==============================================================================
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
| 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
==============================================================================
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6246, 3.30GHz)

SPEC CPU®2017 Integer Rate Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017_int_base = 186
SPECrate®2017_int_peak = 193

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes (Continued)

Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

-----------------------------------------------------------------------------------

C++ | 523.xalancbmk_r(peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

-----------------------------------------------------------------------------------

C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
     | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

-----------------------------------------------------------------------------------

Fortran | 548.exchange2_r(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

-----------------------------------------------------------------------------------

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6246, 3.30GHz)  
SPECrate®2017_int_base = 186  
SPECrate®2017_int_peak = 193

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems  
Test Date: Aug-2019  
Hardware Availability: Apr-2019  
Software Availability: May-2019

Base Portability Flags (Continued)

502.gcc_r: -DSPEC_LP64  
505.mcf_r: -DSPEC_LP64  
520.omnetpp_r: -DSPEC_LP64  
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX  
525.x264_r: -DSPEC_LP64  
531.deepsjeng_r: -DSPEC_LP64  
541.leela_r: -DSPEC_LP64  
548.exchange2_r: -DSPEC_LP64  
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64  
-lqkmalloc

C++ benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64  
-lqkmalloc

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64  
-lqkmalloc

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m64 -std=c11

502.gcc_r icc -m32 -std=c11 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin

C++ benchmarks (except as noted below):
icpc -m64

523.xalancbmk_r icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6246, 3.30GHz)

SPECrate®2017_int_base = 186
SPECrate®2017_int_peak = 193

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Fortran benchmarks:
ifort -m64

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leelagent: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc

505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

557.xz_r: Same as 505.mcf_r
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6246, 3.30GHz)

| SPECrate®2017_int_base = 186 |
| SPECrate®2017_int_peak = 193 |

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Optimization Flags (Continued)

C++ benchmarks:
520.omnetpp_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

523.xalancbmk_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.