Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Platinum 8260L, 2.40GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Copyright 2017-2020 Standard Performance Evaluation Corporation

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

SPECrater®2017_int_base = 283
SPECrater®2017_int_peak = 294

500.perlbench_r 96
502.gcc_r 96
505.mcf_r 96
520.omnetpp_r 96
523.xalancbmk_r 96
525.x264_r 96
531.deepsjeng_r 96
541.leela_r 96
548.exchange2_r 96
557.xz_r 96

Hardware
CPU Name: Intel Xeon Platinum 8260L
Max MHz: 3900
Nominal: 2400
Enabled: 48 cores, 2 chips, 2 threads/core
Orderable: 1.2 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 35.75 MB I+D on chip per chip
Other: None
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)
Storage: 1 x 1.9 TB SSD SAS
Other: None

Software
OS: SUSE Linux Enterprise Server 15 (x86_64)
Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;
Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
Parallel: No
Firmware: Version 4.0.4c released Apr-2019
File System: xfs
System State: Run level 5 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: --
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Platinum 8260L, 2.40GHz)

SPECrate®2017_int_base = 283
SPECrate®2017_int_peak = 294

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>96</td>
<td>708</td>
<td>216</td>
<td>707</td>
<td>216</td>
<td>708</td>
<td>216</td>
<td>96</td>
<td>616</td>
<td>248</td>
<td>615</td>
<td>249</td>
<td>617</td>
<td>248</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>96</td>
<td>604</td>
<td>225</td>
<td>595</td>
<td>228</td>
<td>595</td>
<td>229</td>
<td>96</td>
<td>510</td>
<td>266</td>
<td>510</td>
<td>266</td>
<td>510</td>
<td>266</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>96</td>
<td>428</td>
<td>363</td>
<td>428</td>
<td>363</td>
<td>428</td>
<td>363</td>
<td>96</td>
<td>427</td>
<td>363</td>
<td>429</td>
<td>362</td>
<td>428</td>
<td>363</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>96</td>
<td>698</td>
<td>181</td>
<td>697</td>
<td>181</td>
<td>699</td>
<td>180</td>
<td>96</td>
<td>699</td>
<td>180</td>
<td>699</td>
<td>180</td>
<td>698</td>
<td>180</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>96</td>
<td>331</td>
<td>306</td>
<td>333</td>
<td>304</td>
<td>331</td>
<td>306</td>
<td>96</td>
<td>306</td>
<td>331</td>
<td>306</td>
<td>332</td>
<td>306</td>
<td>331</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>96</td>
<td>297</td>
<td>567</td>
<td>297</td>
<td>566</td>
<td>296</td>
<td>567</td>
<td>96</td>
<td>284</td>
<td>591</td>
<td>285</td>
<td>590</td>
<td>284</td>
<td>592</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>96</td>
<td>470</td>
<td>234</td>
<td>470</td>
<td>234</td>
<td>470</td>
<td>234</td>
<td>96</td>
<td>471</td>
<td>234</td>
<td>471</td>
<td>234</td>
<td>471</td>
<td>234</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>96</td>
<td>699</td>
<td>227</td>
<td>702</td>
<td>226</td>
<td>698</td>
<td>228</td>
<td>96</td>
<td>699</td>
<td>228</td>
<td>714</td>
<td>223</td>
<td>723</td>
<td>220</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>96</td>
<td>432</td>
<td>582</td>
<td>433</td>
<td>580</td>
<td>433</td>
<td>581</td>
<td>96</td>
<td>432</td>
<td>582</td>
<td>432</td>
<td>582</td>
<td>433</td>
<td>581</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>96</td>
<td>552</td>
<td>188</td>
<td>553</td>
<td>188</td>
<td>552</td>
<td>188</td>
<td>96</td>
<td>551</td>
<td>188</td>
<td>552</td>
<td>188</td>
<td>552</td>
<td>188</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Platinum 8260L, 2.40GHz)

SPEC CPU®2017 Integer Rate Result

SPECrate®2017_int_base = 283
SPECrate®2017_int_peak = 294

Copyright 2017-2020 Standard Performance Evaluation Corporation

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

General Notes (Continued)

is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on linux-l7bx Sat Sep 7 17:55:31 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Platinum 8260L CPU @ 2.40GHz
  2 "physical id"s (chips)
  96 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 24
siblings : 48
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29
physical 1: cores 0 1 2 3 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 25 26 27 28 29

From lscpu:

Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 96
On-line CPU(s) list: 0-95
Thread(s) per core: 2
Core(s) per socket: 24
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Platinum 8260L CPU @ 2.40GHz
Stepping: 6

(Continued on next page)
## Platform Notes (Continued)

- CPU MHz: 2400.000
- CPU max MHz: 3900.0000
- CPU min MHz: 1000.0000
- BogoMIPS: 4800.00
- Virtualization: VT-x
- L1d cache: 32K
- L1i cache: 32K
- L2 cache: 1024K
- L3 cache: 36608K
- NUMA node0 CPU(s): 0-3, 7-9, 13-15, 19-21, 24-26, 30-32, 36-38, 43, 52-54, 58-60, 64-66, 69-71
- NUMA node1 CPU(s): 4-6, 10-12, 16-18, 21-23, 28, 33-35, 39-42, 45-47, 76, 77, 81-83, 87-90, 93-95
- NUMA node2 CPU(s): 24-27, 30-32, 36-38, 43, 44, 72, 75-77, 78-80, 84-86, 91-92

### Flags:
- fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
- pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
- lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
- aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
- xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
- avx f16c rdrand lahf_lm lahf_lm abtm 3nowprefetch cpuid_fault epb cat_l3 cdp_l3
- invpcid_single intel_pplin ssbd mba ibrs ibbp stibp tpr_shadow vmvi flexpriority ept
- vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 ibrms invpcid_rtm cmx mpx rdt_a
- avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
- xsaveopt xsave xgetbv1 xsaves cqm_llc cqm_occup_l1c cqm_mbb_total cqm_mbb_local
- dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku ospke avx512_vnni
- flush_l1d arch_capabilities

```
/proc/cpuinfo cache data
cache size : 36608 KB
```

From `numactl --hardware` WARNING: a numactl 'node' might or might not correspond to a physical chip.
```
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 7 8 9 13 14 15 19 20 48 49 50 51 55 56 57 61 62 63 67 68
node 0 size: 192035 MB
node 0 free: 186668 MB
node 1 cpus: 4 5 6 10 11 12 16 17 18 21 22 23 52 53 54 58 59 60 64 65 66 69 70 71
node 1 size: 193531 MB
node 1 free: 188564 MB
node 2 cpus: 24 25 26 27 30 31 32 36 37 38 43 44 72 73 74 75 78 79 80 84 85 86 91 92
node 2 size: 193502 MB
node 2 free: 188225 MB
node 3 cpus: 28 29 33 34 35 39 40 41 42 43 45 46 47 76 77 81 82 83 87 88 89 90 93 94 95
node 3 size: 193319 MB
node 3 free: 188452 MB
node distances:
   node 0  1  2  3
   0: 10 11 21 21
```

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Platinum 8260L, 2.40GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECrate®2017_int_base = 283
SPECrate®2017_int_peak = 294

Platform Notes (Continued)

From /proc/meminfo
MemTotal: 790925916 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 5 Sep 6 20:48

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda3 xfs 324G 58G 266G 18% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
BIOS Cisco Systems, Inc. C240M5.4.0.4c.0.0411190411 04/11/2019
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Platinum 8260L, 2.40GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes

C       | 502.gcc_r(peak)

Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

C       | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
       | 525.x264_r(base, peak) 557.xz_r(base, peak)

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

C       | 502.gcc_r(peak)

Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

C       | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
       | 525.x264_r(base, peak) 557.xz_r(base, peak)

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

C++     | 523.xalancbmk_r(peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
       | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Platinum 8260L, 2.40GHz)

SPECrate®2017_int_base = 283
SPECrate®2017_int_peak = 294

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes (Continued)

Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

==============================================================================
C++ | 523.xalancbmk_r(peak)
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

==============================================================================
C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

==============================================================================
Fortran | 548.exchange2_r(base, peak)
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Base Portability Flags

500.perlbmch_r: -DSPEC_LP64 -DSPEC_LINUX_X64

(Continued on next page)
## Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Platinum 8260L, 2.40GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Test Date:</td>
<td>Sep-2019</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

### SPECrate®2017_int_base = 283

### SPECrate®2017_int_peak = 294

### Base Portability Flags (Continued)
- 502.gcc_r: -DSPEC_LP64
- 505.mcf_r: -DSPEC_LP64
- 520.omnetpp_r: -DSPEC_LP64
- 523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
- 525.x264_r: -DSPEC_LP64
- 531.deepsjeng_r: -DSPEC_LP64
- 541.leela_r: -DSPEC_LP64
- 548.exchange2_r: -DSPEC_LP64
- 557.xz_r: -DSPEC_LP64

### Base Optimization Flags

|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

### Peak Compiler Invocation

<table>
<thead>
<tr>
<th>C benchmarks (except as noted below):</th>
<th>icc -m64 -std=c11</th>
</tr>
</thead>
<tbody>
<tr>
<td>C++ benchmarks (except as noted below):</td>
<td>icpc -m64</td>
</tr>
<tr>
<td>523.xalancbmk_r: icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin</td>
<td></td>
</tr>
</tbody>
</table>

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Platinum 8260L, 2.4GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base</th>
<th>283</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_int_peak</td>
<td>294</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Sep-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** May-2019

### Peak Compiler Invocation (Continued)

Fortran benchmarks:
```fortran
ifort -m64
```

### Peak Portability Flags

- 500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
- 502.gcc_r: -D_FILE_OFFSET_BITS=64
- 505.mcf_r: -DSPEC_LP64
- 520.omnetpp_r: -DSPEC_LP64
- 523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
- 525.x264_r: -DSPEC_LP64
- 531.deepsjeng_r: -DSPEC_LP64
- 541.leela_r: -DSPEC_LP64
- 548.exchange2_r: -DSPEC_LP64
- 557.xz_r: -DSPEC_LP64

### Peak Optimization Flags

C benchmarks:
```c
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-1qkmalloc

502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/jes5.0.1-32/lib -ljemalloc

505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-1qkmalloc

525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-1qkmalloc

557.xz_r: Same as 505.mcf_r
```

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Platinum 8260L, 2.40GHz)

SPECrate®2017_int_base = 283
SPECrate®2017_int_peak = 294

Peak Optimization Flags (Continued)

C++ benchmarks:

520.omnetpp_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

523.xalancbmk_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links: