## SPEC CPU®2017 Floating Point Speed Result

### Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6262V, 1.90GHz)

<table>
<thead>
<tr>
<th>Tests</th>
<th>SPECspeed®2017_fp_base</th>
<th>SPECspeed®2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>125</td>
<td>125</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>125</td>
<td>125</td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>125</td>
<td>125</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>125</td>
<td>125</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>125</td>
<td>125</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>125</td>
<td>125</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>125</td>
<td>125</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>125</td>
<td>125</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>125</td>
<td>125</td>
</tr>
<tr>
<td>654.roms_s</td>
<td>125</td>
<td>125</td>
</tr>
</tbody>
</table>

### Hardware

- **CPU Name:** Intel Xeon Gold 6262V  
  - Max MHZ: 3600  
  - Nominal: 1900  
  - Enabled: 48 cores, 2 chips  
  - Orderable: 1.2 Chips  
  - Cache L1: 32 KB I + 32 KB D on chip per core  
  - L2: 1 MB I+D on chip per core  
  - L3: 33 MB I+D on chip per chip  
  - Other: None  
  - Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2400)  
  - Storage: 1 x 1.9 TB SSD SAS  
  - Other: None  

### Software

- **OS:** SUSE Linux Enterprise Server 15 (x86_64)  
  - 4.12.14-23-default  
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux  
- **Parallel:** Yes  
- **Firmware:** Version 4.0.4c released Apr-2019  
- **File System:** xfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** 64-bit  
- **Other:** None  
- **Power Management:** --
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6262V, 1.90GHz)

SPECspeed®2017_fp_base = 125
SPECspeed®2017_fp_peak = 125

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>48</td>
<td>130</td>
<td>454</td>
<td>131</td>
<td>452</td>
<td>130</td>
<td>454</td>
<td>48</td>
<td>130</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>48</td>
<td>114</td>
<td>146</td>
<td>114</td>
<td>147</td>
<td>114</td>
<td>147</td>
<td>48</td>
<td>113</td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>48</td>
<td>58.6</td>
<td>89.4</td>
<td>58.6</td>
<td>89.3</td>
<td>58.6</td>
<td>89.4</td>
<td>48</td>
<td>61.0</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>48</td>
<td>116</td>
<td>114</td>
<td>116</td>
<td>114</td>
<td>116</td>
<td>114</td>
<td>48</td>
<td>111</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>48</td>
<td>90.0</td>
<td>98.5</td>
<td>89.7</td>
<td>98.8</td>
<td>89.7</td>
<td>98.8</td>
<td>48</td>
<td>90.0</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>48</td>
<td>219</td>
<td>54.1</td>
<td>219</td>
<td>54.2</td>
<td>220</td>
<td>54.1</td>
<td>48</td>
<td>220</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>48</td>
<td>119</td>
<td>121</td>
<td>119</td>
<td>121</td>
<td>119</td>
<td>121</td>
<td>48</td>
<td>119</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>48</td>
<td>79.4</td>
<td>220</td>
<td>79.5</td>
<td>220</td>
<td>79.5</td>
<td>220</td>
<td>48</td>
<td>79.5</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>48</td>
<td>132</td>
<td>68.9</td>
<td>133</td>
<td>68.8</td>
<td>133</td>
<td>68.8</td>
<td>48</td>
<td>133</td>
</tr>
<tr>
<td>654.roms_s</td>
<td>48</td>
<td>109</td>
<td>144</td>
<td>113</td>
<td>140</td>
<td>112</td>
<td>141</td>
<td>48</td>
<td>111</td>
</tr>
</tbody>
</table>

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

General Notes
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64"
OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes
BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise

(Continued on next page)
Platform Notes (Continued)

Power Performance Tuning set to OS Controls
SNC set to Disabled
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on linux-senl Mon Sep 9 06:07:52 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
   https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
   model name: Intel(R) Xeon(R) Gold 6262V CPU @ 1.90GHz
   2 "physical id"s (chips)
   48 "processors"
   cores, siblings (Caution: counting these is hw and system dependent. The following
   excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
   cpu cores : 24
   siblings : 24
   physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
   physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29

From lscpu:
   Architecture: x86_64
   CPU op-mode(s): 32-bit, 64-bit
   Byte Order: Little Endian
   CPU(s): 48
   On-line CPU(s) list: 0-47
   Thread(s) per core: 1
   Core(s) per socket: 24
   Socket(s): 2
   NUMA node(s): 2
   Vendor ID: GenuineIntel
   CPU family: 6
   Model: 85
   Model name: Intel(R) Xeon(R) Gold 6262V CPU @ 1.90GHz
   Stepping: 7
   CPU MHz: 1900.000
   CPU max MHz: 3600.0000
   CPU min MHz: 800.0000
   BogoMIPS: 3800.00
   Virtualization: VT-x
   L1d cache: 32K
   L1i cache: 32K
   L2 cache: 1024K
   L3 cache: 33792K
   NUMA node0 CPU(s): 0-23

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6262V, 1.90GHz)

SPEC CPU®2017 Floating Point Speed Result

| SPECspeed®2017_fp_base = 125 |
| SPECspeed®2017_fp_peak = 125 |

CPU2017 License: 9019  Test Date: Sep-2019
Test Sponsor: Cisco Systems  Hardware Availability: Apr-2019
Tested by: Cisco Systems  Software Availability: May-2019

Platform Notes (Continued)

NUMA node1 CPU(s): 24-47
Flag: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtsscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperpmpref tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 sse3
sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_13 cpd_13 invpcid_single intel_pmmu tm tpr_shadow vm youthility ept
vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcd rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsaves x86evctx xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbb_total cqm_mbb_local
ibpb ibrs stibp dtherm ida pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku
ospke avx512_vnni arch_capabilities ssbd

From /proc/cpuinfo cache data
  cache size : 33792 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
  physical chip.
  available: 2 nodes (0-1)
  node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
  node 0 size: 385633 MB
  node 0 free: 384734 MB
  node 1 cpus: 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
  node 1 size: 387026 MB
  node 1 free: 379737 MB
  node distances:
    node 0 1
    0: 10 21
    1: 21 10

From /proc/meminfo
  MemTotal:    791203508 kB
  HugePages_Total:       0
  Hugepagesize:        4096 KB

From /etc/*release* /etc/*version*
  os-release:
    NAME="SLES"
    VERSION="15"
    VERSION_ID="15"
    PRETTY_NAME="SUSE Linux Enterprise Server 15"
    ID="sles"
    ID_LIKE="suse"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:15"

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6262V, 1.90GHz)

SPECspeed®2017_fp_base = 125
SPECspeed®2017_fp_peak = 125

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2019
Hardware Availability: Apr-2019
Tested by: Cisco Systems
Software Availability: May-2019

Platform Notes (Continued)

uname -a:
   Linux linux-senl 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
   x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Sep 8 23:35

SPEC is set to: /home/cpu2017

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M5.4.0.4c.0.0411190411 04/11/2019
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2400

(End of data from sysinfo program)

Compiler Version Notes

---------------------------------------------------------------------------------------------------------------
C | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
   | 644.nab_s(base, peak)
---------------------------------------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
---------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
------------------------------------------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416

(Continued on next page)
Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6262V, 1.90GHz)

SPECspeed®2017_fp_base = 125
SPECspeed®2017_fp_peak = 125

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes (Continued)

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel (R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

|--|--|
Fortran | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak) 654.roms_s(base, peak)

Intel (R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

|--|--|
Fortran, C | 621.wrf_s(base, peak) 627.cam4_s(base, peak) 628.pop2_s(base, peak)

Intel (R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6262V, 1.90GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_fp_base</th>
<th>SPECspeed®2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>125</td>
<td>125</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

### Base Portability Flags

- 603.bwaves_s: -DSPEC_LP64
- 607.cactuBSSN_s: -DSPEC_LP64
- 619.hm_s: -DSPEC_LP64
- 621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
- 627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
- 628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian -assume byterecl
- 638.imagick_s: -DSPEC_LP64
- 644.nab_s: -DSPEC_LP64
- 649.fotonik3d_s: -DSPEC_LP64
- 654.roms_s: -DSPEC_LP64

### Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-nostandard-realloc-lhs

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

### Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

Fortran benchmarks:
ifort -m64

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6262V, 1.90GHz)

| SPECspeed®2017_fp_base = 125 |
| SPECspeed®2017_fp_peak = 125 |

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Compiler Invocation (Continued)

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
603.bwaves_s: -prof-gen(pass 1) -prof-use(pass 2) -DSPEC_SUPPRESS_OPENMP
-DSPEC_OPENMP -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3
-ffinite-math-only -no-prec-div -qopt-mem-layout-trans=4
-qopenmp -nostandard-realloc-lhs

649.fotonik3d_s: Same as 603.bwaves_s

654.roms_s: -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4
-qopenmp -nostandard-realloc-lhs

Benchmarks using both Fortran and C:
621.wrf_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
-qopt-mem-layout-trans=4 -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs

627.cam4_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs

628.pop2_s: Same as 621.wrf_s

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 6262V, 1.90GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_fp_base = 125</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_fp_peak = 125</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.