Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4215, 2.50GHz)

<table>
<thead>
<tr>
<th>Software</th>
<th>SPECrate®2017_int_base = 98.7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Date:</td>
<td>Sep-2019</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

| Test Sponsor: | Cisco Systems |
| Tested by: | Cisco Systems |
| CPU2017 License: | 9019 |
| Hardware: |

### Hardware

| CPU Name: | Intel Xeon Silver 4215 |
| Max MHz: | 3500 |
| Nominal: | 2500 |
| Enabled: | 16 cores, 2 chips, 2 threads/core |
| Orderable: | 1.2 Chips |
| Cache L1: | 32 KB I+ 32 KB D on chip per core |
| L2: | 1 MB I+D on chip per core |
| L3: | 11 MB I+D on chip per chip |
| Other: | None |
| Memory: | 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2400) |
| Storage: | 1 x 1.9 TB SSD SAS |
| Other: | None |

### Software

| Operating System: | SUSE Linux Enterprise Server 15 (x86_64) 4.12.14-23-default |
| Compiler: | C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux |
| Parallel: | No |
| Firmware: | Version 4.0.4d released May-2019 |
| File System: | xfs |
| System State: | Run level 3 (multi-user) |
| Base Pointers: | 64-bit |
| Peak Pointers: | Not Applicable |
| Other: | None |
| Power Management: | -- |

---

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

---

500.perlbench_r 32
502.gcc_r 32
505.mcf_r 32
520.omnetpp_r 32
523.xalancbmk_r 32
525.x264_r 32
531.deepsjeng_r 32
541.leela_r 32
548.exchange2_r 32
557.xz_r 32

<table>
<thead>
<tr>
<th>Copies</th>
<th>SPECrate®2017_int_base (98.7)</th>
</tr>
</thead>
<tbody>
<tr>
<td>81.0</td>
<td>134</td>
</tr>
<tr>
<td>65.0</td>
<td>115</td>
</tr>
<tr>
<td>74.7</td>
<td>187</td>
</tr>
<tr>
<td>81.5</td>
<td>198</td>
</tr>
<tr>
<td>64.5</td>
<td>198</td>
</tr>
</tbody>
</table>

---

Page 1 Standard Performance Evaluation Corporation (info@spec.org) https://www.spec.org/
Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4215, 2.50GHz)

SPECrate®2017_int_base = 98.7
SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>32</td>
<td>682</td>
<td>74.7</td>
<td>686</td>
<td>74.2</td>
<td>681</td>
<td>74.8</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>32</td>
<td>563</td>
<td>80.4</td>
<td>559</td>
<td>81.0</td>
<td>556</td>
<td>81.5</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>32</td>
<td>387</td>
<td>134</td>
<td>386</td>
<td>134</td>
<td>386</td>
<td>134</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>32</td>
<td>444</td>
<td>65.2</td>
<td>446</td>
<td>65.0</td>
<td>448</td>
<td>64.8</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>32</td>
<td>293</td>
<td>115</td>
<td>294</td>
<td>115</td>
<td>294</td>
<td>115</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>32</td>
<td>301</td>
<td>186</td>
<td>299</td>
<td>187</td>
<td>298</td>
<td>188</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>32</td>
<td>450</td>
<td>81.5</td>
<td>449</td>
<td>81.6</td>
<td>450</td>
<td>81.4</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>32</td>
<td>715</td>
<td>74.1</td>
<td>707</td>
<td>75.0</td>
<td>714</td>
<td>74.3</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>32</td>
<td>424</td>
<td>198</td>
<td>424</td>
<td>198</td>
<td>424</td>
<td>198</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>32</td>
<td>536</td>
<td>64.5</td>
<td>535</td>
<td>64.5</td>
<td>536</td>
<td>64.5</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"

Binaries compiled on a system with 1x Intel Core i9-799X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
  sync; echo 3 > /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
  numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4215, 2.50GHz)

SPECrate®2017_int_base = 98.7
SPECrate®2017_int_peak = Not Run

General Notes (Continued)
is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on linux-uuav Mon Sep  2 09:11:36 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Silver 4215 CPU @ 2.50GHz
  2 "physical id"s (chips)
  32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 8
  siblings : 16
  physical 0: cores 0 1 2 3 4 5 6 7
  physical 1: cores 0 1 2 3 4 5 6 7

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 32
On-line CPU(s) list: 0-31
Thread(s) per core: 2
Core(s) per socket: 8
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4215 CPU @ 2.50GHz
Stepping: 6
CPU MHz: 2500.000
CPU max MHz: 3500.0000
CPU min MHz: 1000.0000

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4215, 2.50GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

BogoMIPS: 5000.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 11264K
NUMA node0 CPU(s): 0-7,16-23
NUMA node1 CPU(s): 8-15,24-31
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm art tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpref tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdmb fma cx16 x86translations pcid dca sse4_1 sse4_2 x2apic movbe popcnt
MMU offended addresses translated via hardware ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku
ospke avx512_vnni arch_capabilities ssbd

From /proc/cpuinfo cache data
  cache size : 11264 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
  available: 2 nodes (0-1)
  node 0 cpus: 0 1 2 3 4 5 6 7 16 17 18 19 20 21 22 23
  node 0 size: 385634 MB
  node 0 free: 385080 MB
  node 1 cpus: 8 9 10 11 12 13 14 15 24 25 26 27 28 29 30 31
  node 1 size: 387027 MB
  node 1 free: 386508 MB
  node distances:
    node 0
    0:  10 21
    1:  21 10

From /proc/meminfo
  MemTotal: 791206128 kB
  HugePages_Total: 0
  Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
  os-release:
    NAME="SLES"
    VERSION="15"

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4215, 2.50GHz)

SPECrater®2017_int_base = 98.7
SPECrater®2017_int_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
    Linux linux-uuav 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Sep 2 09:11

SPEC is set to: /home/cpu2017

Filesystem Type Size Used Avail Use% Mounted on
/dev/sda1 xfs 224G 20G 204G 9% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M5.4.0.4d.0.0506190827 05/06/2019
Memory:
  24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2400

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
<table>
<thead>
<tr>
<th>C</th>
<th>500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base) 525.x264_r(base) 557.xz_r(base)</th>
</tr>
</thead>
</table>
==============================================================================

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4215, 2.50GHz)

| SPECrate®2017_int_base = 98.7 |
| SPECrate®2017_int_peak = Not Run |

| CPU2017 License: | 9019 |
| Test Sponsor: | Cisco Systems |
| Tested by: | Cisco Systems |
| Test Date: | Sep-2019 |
| Hardware Availability: | Apr-2019 |
| Software Availability: | May-2019 |

## Compiler Version Notes (Continued)

### C++
- 520.omnetpp_r(base)
- 523.xalancbmk_r(base)
- 531.deepsjeng_r(base)
- 541.leela_r(base)

---

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

---

Fortran
- 548.exchange2_r(base)

---

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

---

## Base Compiler Invocation

**C benchmarks:**
```shell
icc -m64 -std=c11
```

**C++ benchmarks:**
```shell
icpc -m64
```

**Fortran benchmarks:**
```shell
ifort -m64
```

## Base Portability Flags

- 500.perlbench_r: -DSPEC_LP64  
- 502.gcc_r: -DSPEC_LP64  
- 505.mcf_r: -DSPEC_LP64  
- 520.omnetpp_r: -DSPEC_LP64  
- 523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX  
- 525.x264_r: -DSPEC_LP64  
- 531.deepsjeng_r: -DSPEC_LP64  
- 541.leela_r: -DSPEC_LP64  
- 548.exchange2_r: -DSPEC_LP64  
- 557.xz_r: -DSPEC_LP64
## SPEC CPU®2017 Integer Rate Result

### Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4215, 2.5GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base = 98.7</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_int_peak = Not Run</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CPU2017 License: 9019</th>
<th>Test Date: Sep-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Apr-2019</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: May-2019</td>
</tr>
</tbody>
</table>

### Base Optimization Flags

**C benchmarks:**
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `-qopt-mem-layout-trans=4`
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`
- `-lqkmalloc`

**C++ benchmarks:**
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `-qopt-mem-layout-trans=4`
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`
- `-lqkmalloc`

**Fortran benchmarks:**
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte`
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`
- `-lqkmalloc`

The flags files that were used to format this result can be browsed at:

You can also download the XML flags sources by saving the following links:

---

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.5 on 2019-09-01 23:41:36-0400.
Originally published on 2019-10-01.