Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6252N, 2.30GHz)  
SPECrate®2017_int_base = 271  
SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems  
Test Date: Aug-2019  
Hardware Availability: Apr-2019  
Software Availability: May-2019

<table>
<thead>
<tr>
<th>SPECrate</th>
<th>Copies</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench</td>
<td>182</td>
</tr>
<tr>
<td>502.gcc</td>
<td>227</td>
</tr>
<tr>
<td>505.mcf</td>
<td>237</td>
</tr>
<tr>
<td>520.omnetpp</td>
<td>235</td>
</tr>
<tr>
<td>523.xalancbmk</td>
<td>256</td>
</tr>
<tr>
<td>525.x264</td>
<td>264</td>
</tr>
<tr>
<td>531.deepsjeng</td>
<td>266</td>
</tr>
<tr>
<td>541.leela</td>
<td>275</td>
</tr>
<tr>
<td>548.exchange2</td>
<td>284</td>
</tr>
<tr>
<td>557.xz</td>
<td>297</td>
</tr>
</tbody>
</table>

Hardware

CPU Name: Intel Xeon Gold 6252N  
Max MHz: 3600  
Nominal: 2300  
Enabled: 48 cores, 2 chips, 2 threads/core  
Orderable: 1.2 Chips  
Cache L1: 32 KB I + 32 KB D on chip per core  
L2: 1 MB I/D on chip per core  
L3: 35.75 MB I+D on chip per chip  
Other: None  
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)  
Storage: 1 x 1.9 TB SSD SAS  
Other: None

Software

OS: SUSE Linux Enterprise Server 15 (x86_64); 4.12.14-23-default  
Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;  
Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux  
Parallel: No  
Firmware: Version 4.0.4b released Apr-2019  
File System: xfs  
System State: Run level 3 (multi-user)  
Base Pointers: 64-bit  
Peak Pointers: Not Applicable  
Other: None  
Power Management: --
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6252N, 2.30GHz)

SPECrater®2017_int_base = 271
SPECrater®2017_int_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>96</td>
<td>741</td>
<td>206</td>
<td>742</td>
<td>206</td>
<td>740</td>
<td>207</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>96</td>
<td>627</td>
<td>217</td>
<td>625</td>
<td>218</td>
<td>627</td>
<td>217</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>96</td>
<td>448</td>
<td>346</td>
<td>451</td>
<td>344</td>
<td>450</td>
<td>345</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>96</td>
<td>718</td>
<td>175</td>
<td>718</td>
<td>175</td>
<td>718</td>
<td>175</td>
</tr>
<tr>
<td>523.xalanbmk_r</td>
<td>96</td>
<td>354</td>
<td>286</td>
<td>357</td>
<td>284</td>
<td>357</td>
<td>284</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>96</td>
<td>301</td>
<td>559</td>
<td>301</td>
<td>559</td>
<td>301</td>
<td>559</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>96</td>
<td>485</td>
<td>227</td>
<td>485</td>
<td>227</td>
<td>485</td>
<td>227</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>96</td>
<td>735</td>
<td>216</td>
<td>731</td>
<td>217</td>
<td>726</td>
<td>219</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>96</td>
<td>453</td>
<td>555</td>
<td>454</td>
<td>555</td>
<td>453</td>
<td>555</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>96</td>
<td>570</td>
<td>182</td>
<td>569</td>
<td>182</td>
<td>570</td>
<td>182</td>
</tr>
</tbody>
</table>

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6252N, 2.30GHz)

SPECrate®2017_int_base = 271
SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

General Notes (Continued)

is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bccc091c0f
running on linux-aixk Tue Sep 10 22:31:10 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6252N CPU @ 2.30GHz
  2 "physical id"s (chips)
  96 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 24
siblings : 48
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 96
On-line CPU(s) list: 0-95
Thread(s) per core: 2
Core(s) per socket: 24
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6252N CPU @ 2.30GHz
Stepping: 7
CPU MHz: 2300.000

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6252N, 2.30GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECraten\textsuperscript{2017\textsubscript{\textit{int\_base}}} = 271
SPECraten\textsuperscript{2017\textsubscript{\textit{int\_peak}}} = Not Run

Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

CPU max MHz: 3600.0000
CPU min MHz: 1000.0000
BogoMIPS: 4600.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 36608K
NUMA node0 CPU(s): 0-3,7-9,13-15,19,20,48-51,55-57,61-63,67,68
NUMA node1 CPU(s): 24-27,31-33,37-39,43,44,72-75,76-78,82-84,88,93-95
NUMA node2 CPU(s): 4-6,10-12,16-18,21-23,52-54,58-60,64-66,69-71
NUMA node3 CPU(s): 28-30,34-36,40-42,45-47,76-78,82-84,88,90,91-92

Flags: fpu vme de pse tsc msr pae mce cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pclid dca sse4_1 mtrr pge mca cmov pamse3 sse4_2 x2apic movbe popcnt

From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a physical chip.

node distances:
node   0   1   2   3
0: 11 11 11 12
1: 11 11 11 12

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6252N, 2.30GHz)  

SPECrater®2017_int_base = 271
SPECrater®2017_int_peak = Not Run

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Test Date:</td>
<td>Aug-2019</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

---

Platform Notes (Continued)

2: 21 21 10 11
3: 21 21 11 10

From /proc/meminfo
MemTotal: 791164564 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*

os-release:
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux linux-aixk 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Sep 10 20:25

SPEC is set to: /home/cpu2017

Filesystem Type Size Used Avail Use% Mounted on
/dev/sdb6 xfs 45G 13G 33G 28% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.4.0.4b.0.0407191258 04/07/2019
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)

---

Compiler Version Notes
==============================================================================
<table>
<thead>
<tr>
<th>C</th>
<th>500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>525.x264_r(base) 557.xz_r(base)</td>
</tr>
</tbody>
</table>
==============================================================================

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6252N, 2.30GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECrater®2017_int_base = 271
SPECrater®2017_int_peak = Not Run

Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes (Continued)

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------
| C++ | 520.omnetpp_r(base) 523.xalancbmk_r(base) 531.deepsjeng_r(base) 541.leela_r(base) |
------------------------------------------------------------------------------

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------
| Fortran | 548.exchange2_r(base) |
------------------------------------------------------------------------------

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

-------------------------------------------

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

-------------------------------------------

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6252N, 2.30GHz)

SPECrate®2017_int_base = 271
SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Base Portability Flags (Continued)

557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

C++ benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2019-09-11 01:31:10-0400.
Originally published on 2019-10-01.